INSTRUCTION MANUAL

MODEL 1273

FSK KEYER/DEMODULATOR

SR 41049

765 Hz Mark 807.5 SPECT 722.5

SR41048

Z125HZ MORK Z1675 Space 2002-5

January 1980

©1979, Frederick Electronics Corporation, U.S.A. Hayward Road, Post Office Box 502 Frederick, Maryland 21701

Reproduction by any means of any part of the material contained herein, or of any of the proprietary software described herein, is prohibited except by express written consent of Frederick Electronics Corporation.

Printed In U.S.A.

First Printing:	May 1974
Second Printing:	June 1975
Third Printing:	October 1976
Fourth Printing:	October 1977
Fifth Printing:	April 1978
Sixth Printing:	March 1979

RCP/400 2nd/400 3rd/250 4th/250 5th/400 6th/300 7th/300	
,	

•

X

ą.

PRODUCT WARRANTY

Frederick Electronics Corporation (FEC) warrants to the original buyer that all new equipment manufactured by FEC shall be free from defects in material, workmanship and title. THE FOREGOING WARRANTY IS EXCLUSIVE OF ALL OTHER WARRANTIES WHETHER WRITTEN, ORAL, OR IMPLIED, INCLUDING ANY WARRANTY OF MERCHANTABILITY OR FITNESS FOR PURPOSE.

FEC will repair or replace, at its option, all or any part thereof found to be defective, at no charge to the purchaser, for a period of one year from the date of shipment. The Purchaser must, upon approval of and in accordance with FEC instructions, send the defective equipment, with shipping cost prepaid, to FEC. FEC will return said equipment, shipping prepaid to the Purchaser. The Purchaser is responsible for additional taxes or duties which may be applicable.

Material returned under this warranty, which is found not to be faulty or which is found to be out of warranty, will be returned at purchaser's expense, and purchaser will be invoiced in accordance with normal out-of-warranty repair procedure.

This warranty shall not, however, apply to any FEC products subjected to improper use, tampering, negligence, or accident; and Frederick Electronics Corporation does not authorize any person to assume for it any liability in connection with its products other than herein expressed.

PROPRIETARY INFORMATION

This document contains Frederick Electronics Corporation proprietary data, and is not to be copied, reproduced, used or divulged to unauthorized persons, in whole or in part, without proper authorization in writing from Frederick Electronics. This information is the property of Frederick Electronics Corporation which reserves all rights to it. Operating frequencies quoted in the text and tables of this manual are TYPICAL, used for purposes of explanation and functional description only.

The actual operating frequencies with which individual units are equipped are shown in Appendix A at the rear of this manual.

NOTE

CONTENTS

SECTION			PAGE
I	INTR	DDUCTION	
	1.2	Purpose Of Equipment Physical Description Specifications	1 - 1 1 - 1 1 - 2
II	INST	ALLATION	
	2.2 2.3	Unpacking And Inspection Power Requirements Mounting Input/Output Connections	2-1 2-1 2-1 2-1
III	OPERA	ATION	
	3.1 3.2 3.3	General Controls And Indicators Operating Aids 3.3.1 Receiver 3.3.2 Demodulator	3 - 1 3 - 1 3 - 3 3 - 3 3 - 3 3 - 7
IV	IV THEORY OF OPERATION		
		Functional Description 4.1.1 Demodulator 4.1.2 Tone Keyer Detailed Circuit Description 4.2.1 Demodulator 4.2.2 Tone Keyer 4.2.3 Power Supplies	4 - 1 4 - 1 4 - 3 4 - 4 4 - 4 4 - 12 4 - 16
v	MAIN	ΓENANCE	
	PART	I. GENERAL MAINTENANCE AND PERFORMANCE CHECKS	
	5.2	General Preventive Maintenance Corrective Maintenance 5.3.1 Required Test Equipment 5.3.2 Troubleshooting Performance Checks	5 - 1 5 - 1 5 - 2 5 - 2 5 - 2 5 - 3
	5.5	 5.4.1 Mark/Space Bandpass Filter Bandwidth Check 5.4.2 Tone Keyer Output Frequency Check Alignment And Adjustment Procedures 5.5.1 Power Supply Adjustment 5.5.2 Meter Amplifier Adjustment 5.5.3 FSK Keyer Output Level Adjustment 	5 - 3 5 - 4 5 - 5 5 - 5 5 - 5 5 - 5
		5.5.4 Mark Channel Gain Adjustment	5 - 5

CONTENTS (cont.)

SECTION

VI

VII

TABLE

page

V MAINTENANCE (cont.)

	5.5.6	Mark And Space Rectifier Offset Mark And Space DTC Offset Mark And Space Bandpass Filter	5-6
		Alignment	5 - 8
PART	II. TRO	UBLESHOOTING PROCEDURES	
5.7 5.8 5.9 5.10 5.11 $5.12 5.13 5.14 5.15 5.16 5.17 5.18 5.19 5.20$	Isolati Input C Mark Ar Mark De Circuit Dual Lo Decisic Squarin Keyer C Auto Ma Power I Power S Input C Mark/Sp Dividen Digital	ining The Nature Of A Failure ing The Area Of A Malfunction Circuit ad Space Bandpass Filters etector, Space Detector Meter ts ow Pass Filters on Threshold Computer Circuits ad Amplifier Circuits Outputs ark-Hold Circuits Inputs And Regulator Circuit Supply Board	5-9 5-10 5-11 5-12 5-13 5-13 5-14 5-15 5-16 5-17 5-16 5-17 5-18 5-19 5-20 5-21 5-22 5-23 5-24
SCHEM	ATIC DIA	AGRAMS	6-1
PART	REPLACEM	MENT DRAWINGS	7-1
APPEN	DICES		

TABLES

1-1	Specifications, Model 1273	1-2
3-1	Controls And Indicators	3-1
2-T		3-1
5-1	Required Test Equipment	5 - 2
5 - 2	Input/Output Connections For Bandpass	
	Filter Alignment	5 - 8

ILLUSTRATIONS

FIGURE

1-1	Model 1273 FSK Keyer/Demodulator
2-1	Model 1273 Input/Output Connections
2 - 2	Internal Loop Connections
2-3	External Loop Connections, Internal Power Supply,
	Neutral Keying
2 - 4	External Loop Connections, External Power Supply,
	Neutral Keying
2 - 5	External Loop Connections, Internal Power Supply,
	Polar Keying
2-6	External Loop Connections, External Power Supply,
	Polar Keving
3-1	BFO Frequency Higher Than Signal Frequency,
	Response Drawing
3-2	BFO Frequency Lower Than Signal Frequency,
-	Response Drawing
4-1	Model 1273 Block Diagram
4 - 2	DTC Waveforms
4 - 3	Digital To Sine Wave Converter Waveform Drawing
5-1	Test Setup, Mark/Space Bandpass Filter Operational
	Check
5 - 2	Test Setup, Mark/Space DTC Offset Adjustment
6-1	Demodulator Schematic Diagram (Sheets 1 & 2)
6-2	High Impedance Input Schematic Diagram
6-3	Mark-Space Bandpass Filter Schematic Diagram
6 - 4	Dual Low-Pass Filter Schematic Diagram
6-5	Power Supply Schematic Diagram
6-6	Tone Keyer Schematic Diagram
6 - 7	Optional Loop Power Supply Schematic Diagram
6 - 8	Model 1273 Wiring Diagram
6-9	Front Panel Switch Schematic Diagram
6-10	Optically Isolated High Level Neutral Keyer
	Schematic Diagram
7-1	Model 1273 Assembly
7 - 2	Demodulator Board Subassembly
7 - 3	High Impedance Input Board Subassembly
7 - 4	Mark-Space Bandpass Filter Board Subassembly
7 - 5	Dual Low-Pass Filter Board Subassembly
7-6	Tone Keyer Board Subassembly
7 - 7	Power Supply Board Subassembly
7 - 8	Optional Loop Power Supply Board Subassembly
7 - 9	Front Panel Switch Board Subassembly
7-10	Input Active Bandpass Filter Assembly
7-11	Input Active Bandpass Filter Selection Guide
7-12	Optically Isolated High Level Neutral Keyer
	Assembly Drawing

Assembly Drawing

é



Figure 1-1. Model 1273 FSK Keyer/Demodulator

Ĩ

SECTION I

INTRODUCTION

1.1 PURPOSE OF EQUIPMENT

The Model 1273 FSK Keyer/Demodulator is a dual function equipment designed to provide demodulation of frequency shift keying (FSK) signals and conversion of high level neutral/polar teletype or EIA input data to FSK output signals. A front view of the Model 1273 is shown in Figure 1-1.

The FSK Demodulator circuits of the Model 1273 accept FSK tones within the range of 400 and 3500 Hz and with keying rates between 30 to 1200 bauds. The audio tone input supplied by a communications receiver is demodulated and used to drive one or more of the following output circuits: a high level neutral or polar loop keyer, a logic level keyer capable of producing polar EIA RS-232-C logic level signals, or MIL-STD-188C logic level signals.

The FSK Keyer circuits convert conventional telegraph input data to an audio frequency shift output. Different AFSK tones can be selected by replacement of the mark-space oscillator crystals.

An active input bandpass filter and limiter circuit render the 1273 unit virtually impervious to 60 Hz hum, noise, and other out-of-band signals, allowing the unit to operate (in the limiter mode) with FSK signals below -60 dbm. The effects of frequency selective fast-fade conditions are reduced through the use of a Decision Threshold Computer (DTC) circuit. In the auto-markhold function, the unit can operate with input signals as low as -50 dbm before being placed into a mark-hold condition.

1.2 PHYSICAL DESCRIPTION

The Model 1273 contains the following circuit cards:

- 1. Tone Keyer NO1343 (FEC Assembly D3095)
- 2. Demodulator NO1483 (FEC Assembly D3739)
- 3. Bandpass Filter NO1158 (FEC Assembly D2818) 2 required
- 4. Low Pass Filter NO1159 (FEC Assembly D2813)
- 5. Power Supply NO1318 (FEC Assembly D2962)
- 6. High Level Keyer NO1452 (FEC Assembly C3240) (Optional) two required for polar keying applications, one required for neutral keying.
- 7. Bandpass Filter NO1991 (FEC Assembly C3916) (Optional) Replacement for Bandpass Filter D2818. Refer to Appendix A.

The circuits are packaged in an aluminum chassis designed for mounting in a standard 19-inch equipment rack. The required vertical rack space is 1-3/4 inches.

All operator controls required for normal operation of the unit are mounted on the front panel. All input/output connections are made via rear apron terminal strips and a multipin MOLEX connector.

The mark channel and space channel Bandpass Filters and the Low Pass Filter are plug mounted on the Demodulator. The filter circuits determine the frequency shift and baud rate for the FSK Demodulator. These cards are selected at the factory to match customer requirements. Filters are available from Frederick Electronics for any frequency shift and baud rate within the range of the equipment.

1.3 SPECIFICATIONS

Specifications for the Model 1273 FSK Keyer/Demodulator are outlined in Table 1-1.

Table 1-1. Specifications, Model 1273

DEMODULATOR

Input Impedance Balanced 600Ω or 10KΩ (select- able on the PC card).
Input AFSK Tone Center frequency between 400 and 3500 Hz.
Input Sensitivity In Limiter Mode Below -60 dbm.
Operating Rate Between 30 and 1200 baud.
Frequency Shift Up to 1000 Hz.
Mark-Space Channel Bandwidth Between 85 and 500 Hz.
Mark Center Frequency Between 400 and 3500 Hz.
Space Center Frequency Between 400 and 3500 Hz.
Outputs
MIL-STD-188C polar logic level signals.

Table 1-1. Specifications, Model 1273 (cont.) DEMODULATOR (cont.) Outputs (cont.) High Level Loop (optional) plug-in neutral keyer board provides dry contacts for keying teleprinter circuits. Two keyer boards are installed to provide polar loop keying. Auto-Mark-Hold Threshold . . Approximately -10 dbm in linear operation; approximately -50 dbm in limiter operation. **KEYER** High Level Loop Circuit - Detects Input Options. 20 ma or 60 ma neutral or polar telegraph loops. Polar Logic Level Circuit - Detects EIA Standard RS-232-C or MIL-STD-188C logic level signals. NOTE When operating with neutral loop inputs proper polarity must be observed. With neutral or polar inputs loop current must be adjusted to the specified value by an external resistance. . Mark Pulse: 900X selected crystal. Output . . . Space Pulse: 900X selected crystal. Optional: 180X selected crystal. Output Level Adjustable up to +4 dbm. Output Impedance Balanced, 600 ohms or 10K ohms. GENERAL Power Requirements Switch selectable 115 or 230 VAC ±10% 50-400 Hz. Power Consumption. 10 watts. Temperature Range. 0 to 50°C.

1-3

Table 1-1. Specifications, Model 1273 (cont.)

GENERAL (cont.)
Outer Dimensions Height: 1-3/4 inches (4.4 cm)
Width: 19 inches (48.3 cm)
Depth: 17 inches (43.2 cm)
Weight Approximately 7-1/2 pounds
(3.4 kg)

SECTION II

INSTALLATION

2.1 UNPACKING AND INSPECTION

Open the shipping container being careful not to puncture the container with sharp objects which may damage the contents. Remove the packing and the unit(s) from the container. Inspect the unit(s) for damage. If any damage is observed as the result of shipping, file a written claim with the shipping agency and forward a copy of this claim to:

> Frederick Electronics Corporation Hayward Road, Post Office Box 502 Frederick, Maryland 21701

If repacking for storage or reshipment is anticipated, replace the packing material and retain the container for later use.

2.2 POWER REQUIREMENTS

The Model 1273 FSK Keyer/Demodulator is shipped from the factory ready to operate directly from a nominal 115 vac, 50/60 Hz power source. Power is connected by plugging the power cord into a standard 3-prong ac outlet. The input is fused prior to application to the power supply transformer.

2.3 MOUNTING

The Model 1273 is designed for mounting in a standard 19-inch equipment rack. The unit is 1-3/4 inches high and extends approximately 17 inches back into the equipment rack. The unit is secured to the equipment rack by screws inserted through the front panel mounting holes. Optional slide mounting can be incorporated on customer request.

2.4 INPUT/OUTPUT CONNECTIONS

The function of the individual pins of each connector is identified in Figure 2-1. Those connections that do not apply to a particular operating requirement should be ignored. Figures 2-2 through 2-6 show typical input/output connections for loop operation.



Figure 2-1. Model 1273 Input/Output Connections C3121A

free prove prove the prove



Figure 2-2. Internal Loop Connections B2115A













.



TECTETETETETETETETETET

<

ſ



SECTION III

OPERATION

3.1 GENERAL

To obtain optimum performance from the Model 1273, it is essential the operator thoroughly understand the functions of the front panel controls and indicators and how to tune the associated receiver to an FSK signal.

The following paragraphs describe the operation of each control and its optimum position for various receiving conditions. In addition, a section on receiver operation is provided.

3.2 CONTROLS AND INDICATORS

Table 3-1 lists the functions of the controls and indicators. Control and switch positions associated with the Frequency Shift Keyer operations are identified with an asterisk (*).

CONTROL/INDICATOR	REF	FUNCTION
MODE SWITCHES		
SPACE	S1	Disables mark channel output when switch is depressed.
MARK	S2	Disables space channel output when switch is depressed.
AMH1.	S3	Commands Mark-Hold circuit to place data output in mark state when either mark or space channel (or both) has signal loss.
LIMIT	S4	In depressed position activates the limiter circuit and provides 30 db minimum of additional gain. In released position linear opera- tion of the limiter is obtained.
STBY	S5	Places 1273 Demodulator loop in a steady mark state when switch is depressed.

Table 3-1. Controls and Indicators

Table 3-1. Controls and Indicators (cont.)

CONTROL/INDICATOR	REF	FUNCTION
SENSE SWITCHES		
DEMOD	S6	Reverses mark-space polarity at Demodulator output to select correct mark-space relationship.
KEYER	S7	Selects correct mark-space polar- ity for signal processing by Tone Keyer.
DEMOD SWITCHES		
++	S8	Used to tune Receiver to an FSK signal. Receiver is properly tuned when meter shows maximum deflection and minimum oscilla- tions.
+ -	S9	Indicates input signals by de- flecting to the right for mark and left for space.
LEVEL	S10	Monitors level of Demodulator input signal. Normal level is O DBM.
LOOP	S11	Monitors current in Demodulator high level output loop.
KEYER SWITCHES		
LEVEL	S12	Monitors output signal level from Tone Keyer. Meter is calibrated at 0 DBM.
LOOP	S13	Monitors current in Tone Keyer high level input loop.
PWR (power)	S14 .	Controls power to Model 1273.
MARK Indicator	CR1	Illuminates when Demodulator detects a mark signal higher than Mark-Hold level.
SPACE Indicator	CR2	Illuminates when Demodulator detects a space signal higher than Mark-Hold level.

3 - 2

Table 3-1. Controls and Indicators (cont.)

CONTROL/INDICATOR	REF	FUNCTION
Power Indicator KEYER TONE LEVEL (Rear Apron)	CR3 R1	Illuminates when unit is ON. Permits adjustment of Tone Keyer output level.

3.3 OPERATING AIDS

3.3.1 RECEIVER

The performance of the FSK Demodulator depends to a large extent upon the type of receiver used, and upon careful tuning. For best results, use a single-sideband receiver with good frequency stability, variable IF bandwidth selectivity, a product detector, slow AVC, and passband tuning. The operator should read the instruction manual for the receiver, and thoroughly familiarize himself with its operation.

3.3.1.1 FREQUENCY STABILITY. Receiver frequency stability 1S important in the reception of FSK signals. Frequency stability becomes extremely important with the narrower shifts. Any slow frequency drift, even with 850 Hz shift, can quickly interrupt copy from the strongest of signals.

3.3.1.2 SELECTIVITY. The normal AM broadcast receiver passes a band of frequencies five kHz or more in width. If such bandwidths were used in receiving FSK signals, background noise and adjacent-channel interference could ruin reception. Narrow IF bandwidths are thus desirable, since they can reduce and even eliminate much of this interference. Good single-sideband receivers will normally have two or more switch-selectable IF bandwidths. The proper IF bandwidth to use in a particular application depends upon the frequency shift of the received signal. In practice, always use the next widest receiver bandwidth than the bandwidth of the shift frequency. For example, with 850 Hz shift, the bandwidth should be greater than 850 Hz.

3.3.1.3 PRODUCT DETECTOR. A product detector in the receiver will improve the performance of the FSK Demodulator. This type of detector greatly reduces both intermodulation and harmonic distortion, thereby providing a cleaner signal from the receiver. Since automatic volume control can be used with the product detector, a more constant output will be obtained even during fading signal conditions. 3.3.1.4 AUTOMATIC VOLUME CONTROL. Some receivers provide slow and fast automatic volume control (AVC). Slow AVC should be used in receiving FSK signals, since a fast attack and a slow release are necessary. Slow AVC introduces the proper amount of delay in release to suppress noise during momentary absences of either signal frequency. With fast AVC, the receiver sensitivity recovers too quickly, thereby permitting excessive noise to appear.

3.3.1.5 BEAT FREQUENCY OSCILLATOR. Positioning of the mark and space frequencies in the IF passband of the receiver is critical for good performance. The two frequencies must be positioned so that they straddle the center point with equal amplitude. Failure to do this, especially with a very narrow bandpass, can result in a loss of the mark or space frequency. If the receiver Beat Frequency Oscillator (BFO) is varied to produce the mark and space frequencies, the operator must also know whether the BFO is tuned higher or lower than the received signals. This is illustrated in Figure 3-1. If the BFO is set higher in frequency than the received signals, the mark will be the lower frequency and the space will be the higher. This is the correct position for the mark and space signals. If the BFO is set too high, the space signal will be shifted outside the receiver passband, and the mark signal will approach the original position of the space signal.

Figure 3-2 shows the resultant signal relationship when the BFO is set to a frequency below that of the received signals. The mark and space signals have now changed places. Space is the low frequency and mark is the high frequency. If the BFO is set too low, the mark signal will be shifted outside the receiver passband, and the space signal will approach the original position of the mark signal.

All is not lost if the operator tunes the BFO to the wrong side of the signal frequency, provided that the mark and space signals still straddle the center point as shown in Figures 3-1 and 3-2. A wrong choice can be corrected by means of the SENSE switch on the FSK Demodulator. This switch reverses the mark and space signals at the output of the detector, thereby permitting the printer to function with the normal mark-space relationship.

To adjust a variable BFO, the receiver is tuned to noise only (i.e., a no-signal frequency), the +- switch on the Demodulator is selected, and the BFO control is set for a zero reading (center scale) on the meter. This operation balances the noise in the mark and space channels, thereby insuring equal amplitude signals when the receiver is properly tuned to keying.

3.3.1.6 PASSBAND TUNING. Passband tuning in a receiver permits the IF to be shifted a few kHz above and below its normal frequency. The shift is effected without altering the shape of the

3-4









passband. This is particularly useful with interfering signals, since the passband can often be tuned to eliminate the unwanted signal. If the receiver has a passband tuning control, this control is substituted for the BFO control. The tuning procedure is the same.

3.3.2. DEMODULATOR

3.3.2.1 MODE SWITCHES. The MARK or SPACE switches select the channel transferred to the external TTY equipment. These operating modes are used only under special conditions. Normal operation transfers both channels and is usually selected. The Auto Mark-Hold (AMH1) mode of operation holds the outputs of the Demodulator in a steady mark condition during the absence of incoming signals to deactivate the external TTY equipment.

3.3.2.1.1 Limiter Mode. The limit function permits the operator to insert an additional 30 db (minimum) of gain (LIMIT depressed). Use of this mode is dependent upon the characteristics of the receiver. Normally the unit should be operated in the linear mode (LIMIT switch in out position). If reception is unsatisfactory, depress the LIMIT pushbutton switch to obtain the additional gain.

3.3.2.2 DEMOD/KEYER METER SWITCHES. There are six meter switches, four are associated with the Demodulator circuits of the Model 1273.

The ++ switch is used in tuning the receiver to an FSK signal. If only a carrier is present (no keying) the receiver is tuned for maximum needle deflection with the MARK indicator on. If keying is present, the receiver is tuned for maximum deflection and minimum oscillation of the meter needle. Both the MARK and SPACE indicators will flicker during keying.

The +- switch is used to obtain equal amplitude response (noise balance) from the mark and space channels. This response is obtained by first tuning the receiver to noise only and then by adjusting either the BFO or passband control until the needle rests at 0 (center scale). When the receiver is tuned to an FSK signal, deflection of the needle to the right indicates reception on the mark channel, and deflection to the left indicates reception on the space channel.

The LEVEL switch is used to adjust and monitor the amplitude of the audio input to the Demodulator. The input level is properly set when adjustment of the receiver audio gain control positions the meter needle at 0 DBM.

The LOOP switch is used to adjust and monitor output loop current from the Demodulator high level keyers.

3.3.2.3 STBY SWITCH. This switch controls the output circuit. When the STBY switch is pressed, the Demodulator output is held in steady mark. This is used during tuning.

3.3.2.4 DEMOD SENSE SWITCH. This switch is used to reverse the mark and space signals at the output of the detector, thereby permitting the output to function with the proper mark-space relationship. There is no set position for the DEMOD SENSE switch since mark-space polarities may change with receiver tuning and other conditions external to the Demodulator.

SECTION IV

THEORY OF OPERATION

4.1 FUNCTIONAL DESCRIPTION

A functional block diagram of the Model 1273 Keyer/Demodulator is illustrated in Figure 4-1. An external communications receiver supplies FSK tone inputs to the Demodulator circuits. The Demodulator converts the FSK signals to Mark/Space teleprinter signals and provides a neutral/polar loop output, MIL-STD-188C, or EIA RS-232-C output signaling.

The keyer circuits of the Model 1273 accept neutral/polar 100p Or EIA mark/space input data bits. Different frequency shifts can be selected by changing the keyer mark/space oscillator crystals.

4.1.1 DEMODULATOR

The FSK input tone is applied across an input isolation transformer to the input circuits.

The input circuit is comprised of a buffer amplifier, bandpass filter, and limiter. Limiter operation is controlled by the LIMIT MODE pushbutton switch. The circuit provides at least 30 db of additional gain in limiter operation over linear operation.

The Mark and Space Bandpass Filters are comprised of two identical 5-pole active networks which separate the audio tone input into its mark and space tones. Each channel filter has a narrow bandpass designed for aiding the detectors in achieving optimum signal detection. The filter outputs are detected individually, amplified, and applied to a postdetection Dual Active Low Pass Filter. After low pass filtering the mark-space channels are applied to the DTC (Decision Threshold Computer) circuits.

If mark and space diversity inputs are used they are inserted in their respective channels prior to the postdetection filters. These inputs are utilized in a diversity reception system and are normally supplied by a slave Demodulator unit.

The DTC circuits increase the reception capabilities of the unit during fading conditions in either the mark or space channel. Each channel DTC circuit sets a decision threshold which varies with the input signal amplitude. When sufficient signal strength is available, the mark and space signals are detected and undesired noise levels are rejected since they exist below the threshold level. In the presence of fading in either channel, the DTC circuits select the optimum channel to carry the received information.



Figure 4-1. Model 1273 Block Diagram D3359A

1

(

The Auto Mark-Hold circuit samples the mark and space channels and automatically returns the output of the Demodulator to the mark state in the absence of signaling or when the received signal drops below a preset signal level. The Auto Mark-Hold circuit is controlled by the front panel AMH1 MODE switch. In the AMH1 mode, the absence of signals in either the mark or space channel, or both channels will activate the Mark-Hold circuit.

The Mark Only and Space Only switch gates are controlled by the front panel MARK and SPACE MODE switches and permit selection of the optimum channel or both channels.

The selected output of the DTC circuit is applied to a squaring circuit prior to application to a Mode Logic Network. The Mode Logic transfers the mark-space data and is controlled by the STBY MODE and DEMOD SENSE controls or the Auto Mark-Hold circuit. When in STBY or when Mark-Hold is initiated, the control gating circuit locks the Demodulator output in the mark condition. The DEMOD SENSE control reverses the polarity of the detected markspace signals to provide the proper mark-space relationship at the Demodulator's output.

The Demodulator output circuits provide high level neutral or polar loop, EIA RS-232-C, or MIL-STD-188C outputs through the respective Keyer/Driver circuits.

A meter circuit permits four Demodulator functions to be monitored and adjusted. These four functions are associated with the LEVEL, LOOP, ++, +- of the front panel switches. In the LOOP position, the meter monitors the current in the high level teleprinter circuit. In the LEVEL position, the meter reads the audio input level from the receiver. The ++ position is used when tuning the associated receiver to a FSK signal. In the +position the meter is used to obtain an equal amplitude response (noise balance) from the mark and space channels.

4.1.2 TONE KEYER

The Tone Keyer is designed to accept isolated Neutral/Polar, 20/60 ma, high level mark-space data or EIA RS-232-C logic level data. Jumpers on the Tone Keyer board select the type of signaling. After high level isolation, and conversion to logic levels, inputs are applied to the Mark-Space Gating circuit.

The Mark-Space Gating Circuit transfers either the mark or space oscillator outputs to the divider input. A KEYER SENSE switch controls which oscillator output is selected for a given mark/ space input signal polarity. Both the mark and space oscillators are controlled by plug-in crystals and operate at 900 times the output mark and space tone frequencies. An optional wire jumper selects a smaller portion of the Divider circuits to give operation at 180 times crystal oscillator output. The Divider circuits supply a divide-by-50 clock and a divide-by-900 data pulse train to the Digital to Sine Wave Converter circuit. The converter is basically an eight-stage serial to parallel register with each parallel output being developed across a precision voltage divider network. Each of the outputs are summed developing a composite voltage level which varies in amplitude with the number of register stages which are loaded. Since the register clock and data inputs vary directly with the mark and space oscillator frequencies, a near sine wave AFSK signal is generated at the output of the circuit. This circuit configuration prevents instantaneous changes or jitter in the AFSK signal at the converter output as the data input signal shifts between the mark-space, space-mark states.

The converter output is amplified and applied to an Active Low Pass Filter circuit. The filter removes undesired high frequency components from the tone output. The output isolation transformer provides a 600 ohm output impedance from the Tone Keyer.

4.2 DETAILED CIRCUIT DESCRIPTION

4.2.1 DEMODULATOR

The Demodulator detailed circuit description is divided into the following major functions:

- 1. Input Circuit
- 2. Mark/Space Bandpass Filter Circuits
- 3. Detector Circuits
- 4. Dual Low Pass Filter Circuits
- 5. DTC Circuits
- 6. Mark-Hold Circuits
- 7. Squaring Amplifier Circuits
- 8. Keyer Circuits, EIA, and MIL-STD-188C Output Circuits
- 9. High Level Keyer Circuit
- 10. Meter Circuits
- 11. DC Regulator Circuits

4.2.1.1 INPUT CIRCUIT. The input circuit (Figure 6-1 Sheet 1) consists of isolation transformer T1, buffer amplifier Z2, active bandpass filter sections Z4, Z5, and Z6, and limiter circuit Q2, Q1 and Z7.

The AFSK tone input from the associated receiver is applied to pins 1 and 3 of the Demodulator board from the DEMOD input on the rear panel barrier strip. Transformer T1 sets the input impedance at 10K ohms or 600 ohms when the eyelet designated "1" is jumpered (shunting the primary winding). The transformer also provides overload protection.

In addition, the tone-input is sampled by meter amplifier Z16 when one of the front panel meter pushbutton switches is depressed (refer to Paragraph 4.2.1.10).

Active bandpass filter Z4, Z5, and Z6 passes the signals within the operating frequency band, attenuating all other frequencies. Resistors Z3-A, -B, -D, -G, -H, and Z1-A, -D, -E, -H are factory selected for appropriate bandwidth per operating frequency desired by the customer. Operation of the limiter circuit Q2, Q1, and Z7 is controlled by a voltage level input to J12-18 from the front panel LIMIT MODE switch.

The input from the LIMIT MODE switch is jumpered to J13-5 and applied to control the operation of the limiter circuit on diversity board NO1490 (1200A unit only). With LIMIT MODE switch depressed, an LLO applied to J12-18 turns Q2 and Q1 OFF. Limiter Z7 is ON providing at least 30 db of gain. With LIMIT MODE switch in the OUT position, Q2 and Q1 are ON effectively bypassing Z7; with Z7 OFF operation is linear.

4.2.1.1.1 Optional High Impedance Input. (Refer to Figure 6-2.) The Optional High Impedance Input consists of operational amplifier Z1 on additional board NO964 (FEC assembly C2362). The new board provides a high impedance input and still provides an appropriate audio level to the standard input low pass filter. The new circuit is connected in series between rear panel connector TB1 and input connector J13 on Demodulator board assembly D3739.

The board is installed by plugging the mating connector from J13 into an identical set of male pins on C2362. A mating plug identical to J13 is wired to the output connections on C2362. This plug is inserted in place of J13 on D3739.

4.2.1.2 MARK-SPACE BANDPASS FILTER CIRCUITS. The Mark and Space Bandpass Filters consist of two printed circuit card assemblies D2818. Each bandpass filter is a 5-pole Butterworth network comprised of operational amplifiers Z1 through Z6 and other discrete circuit compenents (refer to Figure 6-3, Sheet 1). Components will vary with frequency shift and spacing.

Input signals from the input circuit are applied to the input port of the filter. Active filter amplifiers Z2 and Z3 form the first two poles of the filter. Amplifier Z1 provides negative feedback flattening the overall peak response. The eyelet jumper marked "1" removes the positive feedback signal when adjusting the filter tuning potentiometers.

Cascaded active filter amplifiers Z4, Z5, and Z6 provide improved overall response. Stages Z2 and Z3 usually have more gain than stages Z4-Z6 to improve dynamic range. Negative feedback is provided through resistor R34. The jumper across eyelet "2" is also removed during filter adjustment. The mark and space filter outputs are applied to the Demodulator detector circuits.

4.2.1.3 DETECTOR CIRCUITS. The detector circuits (Figure 6-1, Sheet 1) are comprised of operational amplifiers 212, 213, 214, and 215, and other discrete circuit elements. Since the mark

channel (Z12 and Z13) and the space channel (Z4 and Z5) are identical with the exception of diode and signal polarity reversal, only the mark channel detector is discussed in the following paragraphs.

The mark tone output from the mark bandpass filter is applied to the inverting input of operational amplifier Z12, through C10, R18, and R29 (mark signal level control). The Mark Detector output is also available through MOLEX connector J12 pin 7 for optional diversity connections. This signal is also suitable for connection to an external tuning and display monitor.

Detector Z12 has two half-wave rectified outputs, one the positive excursions of the output signal, and the other the negative excursions. Diode CR8 is forward biased during the negative voltage swing and diode CR9 is forward biased during the positive output voltage swing. Circuit gain is set to unity by feedback resistors R31 and R32. The stage is compensated by capacitor C11.

The half-wave rectified outputs of Z12 are summed in Z13. Z13 inverts the positive output of Z12, but not the negative output, thus providing a full-wave rectified output. Negative mark outputs forward bias diode CR10, transferring the mark envelope to the low pass filter circuit on board assembly D2913. Potentiometer R36 is an offset adjustment to compensate for dc voltage offset in Z13 for low level signals.

Diode CR10 in conjunction with a similar diode in a diversity unit form an OR circuit which selects the stronger signal for diversity reception.

4.2.1.4 DUAL LOW PASS FILTER CIRCUIT. The Dual Low Pass Filter circuit (Figure 6-4) is comprised of active filter stages Z1 and Z2 and other discrete circuit elements. The Dual Low Pass Filter circuits are contained on circuit board assembly D2813 which is plugged into the Demodulator board.

Resistive and capacitive component values vary with the operating baud rate. Filters are available on special order for any given baud rate within the operating range of the Model 1273.

The postdetection Dual Low Pass Filter is a three-pole device which provides rejection of the high-frequency components present in the mark and space channels. The mark channel is filtered through the negative section comprised of active filter Z2. The space channel is filtered through the positive section of the filter comprised of Z1.

4.2.1.5 DECISION THRESHOLD COMPUTER CIRCUITS. The Decision Threshold Computer (DTC) circuits (Figure 6-1, Sheet 2) consist of mark and space peak detectors Z11 and Z10, mark and space summing amplifiers Z19 and Z18, continuous-level input detectors (JFET transistors) Q4 and Q3, and other discrete circuit components. The DTC circuits prevent loss of mark or space bit recognition during fading conditions, and false recognition of bits during fast-fade conditions with the input at steady mark or steady space.

Detected and filtered mark signals appear as a negative-going signal at the negative output of the low pass filter. Mark signals are applied to Z11 and Z19. Space signals appear as a positive-going signal at the positive output of the low pass filter and are applied to Z10 and Z18. Since the mark and space DTC circuits are functionally identical, only the mark DTC circuit will be described.

The mark DTC circuit is basically a dc amplifier made to act as an ac coupled amplifier. It varies the threshold level at which the output is gated. This offsets the signal so that it swings an equal distance on either side of ground at the Schmitt trigger input. Offset levels are established separately for the mark and space signals. The basic scheme used is to peak detect the incoming signal, divide the result by a negative one-half, then add this to the original signal. After the signals are offset separately, the mark and space signals are added together. This scheme reduces distortion caused by fading and thus increases the dynamic range. The gain of Z11 is set at $\frac{1}{2}$ by the ratio of resistors R21 and R22. The negative mark input signal is inverted through Z11 charging C9 to a positive potential equal to $\frac{1}{2}$ the peak mark signal amplitude.

The negative polarity mark signal (through R84) and the positive charge on C9 are summed by Z19. Since these signals are opposite in polarity, the negative mark input signal will be shifted so that its average value is zero. The gain of inverting amplifier Z19 is set at three by the ratio of feedback resistor R69 to R67 or R84. The output of Z19 will be a positive mark signal.

Figure 4-2 shows typical DTC waveforms. Waveform A, Figure 4-2 illustrates the varying threshold level with respect to an input mark signal of varying characteristics. The small amplitude mark pulses would normally go undetected as mark bits. However, the varying threshold level assures sampling of bits at approximate midamplitude. The dropout of the steady mark (A, Figure 4-2) is a result of a fast-fade condition. This would normally result in false recognition of a space bit. However, the threshold level prevents circuit response to the dropout condition. An example of DTC circuit operation is given in the following paragraphs.

4.2.1.5.1 Operation During Signal Conditions. Assume that the mark input signal begins to fade, decreasing the DTC threshold charge on C9. C9 has a time constant of approximately 300 ms

4 - 7

allowing it to follow typical fading rates (B, Figure 4-2). Note that the positive DTC capacitor charge will be such that the signal will be detected at one-half of the excursion of the negative mark input signal level, permitting accurate detection of the input signal. The threshold level is maintained at 6 db below peak amplitude. The DTC circuits improve the noise rejection capabilities of the Demodulator since the signal is shifted to midpoint for sampling.

4.2.1.5.2 Operation During Steady Mark Condition. Capacitor C16 has a relatively slow charge to rapid discharge ratio. During normal signal conditions, C16 barely charges (C, Figure 4-2). However, when a steady mark condition is present on the input, C16 charges through R68 to a positive potential determined by the series divider network consisting of R68, R52, and Q4; capacitor C9 discharges. This produces a potential at Z19-6 equal to 2 times the peak-to-peak signal amplitude (D, Figure 4-2). Zener diode CR6 prevents C16 from discharging. When normal signal is again present, C16 discharges rapidly through CR21.

In mark only operation, Q4 is turned OFF, opening the R68-R52-Q4 path, preventing Cl6 from charging. With Q4 OFF, operation of the mark DTC circuit is as described in Paragraph 4.2.1.5.1; the threshold level is fixed at approximately $\frac{1}{2}$ the peak signal level.

4.2.1.6 AUTO MARK-HOLD CIRCUITS. The auto mark-hold circuits (Figure 6-1, Sheet 2) consist of mark threshold detector Z29; space threshold detector Z30; switch transistors Q11 through Q14; NOR gates Z17-A, Z22-B, and Z27-D; NAND gates Z22-C and Z27-C; and inverter Z26-F.

The auto mark-hold circuits operate under control of front panel mode pushbutton switch AMH1. With the AMH1 pushbutton depressed, a LLO is applied to pin 19 enabling one input of gates Z27-C and Z22-C. The other input is enabled when either the mark or space output of the DTC circuit goes to the below threshold condition, switching Z29 or Z30 to the mark-hold output condition and gating Z27-D to the LLO output state. If both the mark and space outputs of the DTC circuit go to the below threshold condition, both mark-hold threshold detectors Z29 and Z30 and their associated switching transistors are activated enabling the two remaining inputs to gate Z22-C. Gate Z22-B is enabled by the auto mark-hold condition, setting the Demodulator output to the mark condition. The mark-hold threshold detectors operate as described below.

The non-inverting input to mark threshold detector Z29 is referenced slightly above ground by voltage divider resistors R90 and R91. The inverting input of space threshold detector Z30 is referenced slightly below ground by resistors R94 and R95. During a no-signal condition in the mark channel, characterized by

4 - 8



Figure 4-2. DTC Waveforms C3402

4
a zero voltage at the output of the DTC circuit, threshold detector Z29 switches to the positive output state. This reversebiases CR28, allowing C24 to discharge through R112. After a short delay period, Q12 is biased on. The conduction of Q12 switches transistor Q4 on, providing a positive enable input to gates Z22-C and Z27-D to initiate a mark-hold condition at the Demodulator output.

The operation of the space mark-hold circuit is identical with the exception that Z30 is connected to detect a negative signal condition at the output of the space DTC circuit.

4.2.1.7 SQUARING AMPLIFIER CIRCUITS. The Squaring Amplifier circuits (Figure 6-1, Sheet 2) consist of isolation amplifier Z24; operational amplifier Z23; JFET switch transistors Q8 and Q6; switch transistors Q7 and Q5; and gates Z17-C, Z17-D, Z22-A and Z27-A.

JFET switch transistors Q8 (mark channel) and Q6 (space channel) are controlled by the SPACE MODE switch input at pin J12-21 and the MARK MODE switch input at pin J12-20, respectively. The MARK input is associated with the MARK pushbutton switch on the front panel. When the MARK pushbutton switch is depressed, a LLO is applied to the base of switch Q5, turning JFET Q6 and Q4 off. This prevents application of space signals to the operational amplifier and inhibits operation of the continuous-level input detection portion of the mark DTC circuit as described in Paragraph 4.2.1.5.2. Likewise, depressing the space pushbutton turns off JFET Q8 and Q3 interrupting the mark signal and affecting space DTC operation.

The amplifiers accept the combined analog mark-space signals from the DTC circuits and output a digital signal suitable for driving gates Z17-C and Z27-A. The output of Z23 can go above LL1. Resistor R75 is used to limit the current into the gates. These gates are also controlled by the DEMOD SENSE pushbutton switch on the front panel through pin J12-16. In one position, the supply voltage through R72 enables Z17-C when Z23 outputs a LL1 level. In the other position, a LL0 is applied through pin J12-16, enabling Z27-A only when Z23 outputs a LLO level. The DEMOD SENSE pushbutton switch permits selection of the proper mark-space relationship at the Demodulator output. When the mark-space polarities are normal the output of Z23 will be in the LL1 state. For mark, gate Z22-A is enabled by the LL0 output of Z17-C in normal operation, and the LLO output of Z17-D when the DEMOD SENSE pushbutton switch is depressed. Gate Z27-B is gated by mark polarity signals from Z22-A, or by the STBY or AMHI pushbutton switch producing a LL1 state at Z22-B.

4.2.1.8 ±KEYER, EIA RS-232-C, AND MIL-STD-188C DRIVER CIRCUITS. The output driver circuits (Figure 6-1, Sheet 2) consist of inverter Z26-A; mark and space delay circuits comprised of Z26-B,

Z26-C, Z26-D, Z26-E, Z21-A, Z21-B, Z21-C, and Z21-D; MIL-STD-188C driver Z20; and EIA driver Z25.

The LLO mark output from Z27-B is applied to MIL-STD-188C driver Z20. Zener diodes CR24 and CR25 limit the output to a +6.2V mark, and a -6.2V space output.

Mark outputs from Z27-B are inverted in Z26-A to LL1 mark signals to drive EIA driver Z25. The EIA driver supplies a positive space and a negative mark EIA RS-232-C output.

In the space output condition of Z27-B, a LL1 level is applied to the space delay circuit comprised of Z26-B, Z26-C, Z21-A and Z21-B, and a LL0 level is applied to the mark delay circuit comprised of Z26-D, Z26-E, Z21-C and Z21-D. The mark delay circuit prevents activation of the mark keyer for 80 μ sec to allow the space keyer to deactivate. Likewise, the space delay circuit delays activation of the space keyer. The delay circuits are required in the polar keying application to prevent simultaneous turn-on of the mark and space keyers. The remainder of the high level keyer circuit is contained on the Power supply board and is described in the following section.

4.2.1.9 HIGH LEVEL KEYER CIRCUIT. The high level keyer circuit is comprised of switch transistors Ql and Q2 (Figure 6-5), two identical ± high level keyer circuits contained on board assemblies C3240 and additional discrete circuit elements. The LL1 level from the mark delay circuit just described provides a positive turn-on voltage to the base of Q2, turning on the mark keyer. In a similar manner, the LL1 level from the space delay circuit is applied to the base of Q1, turning on the space keyer.

Only one of the high level keyer modules is required for neutral loop signaling. The keyer module is installed in the MARK KEYER position for neutral loops. The second keyer is installed in the SPACE KEYER position for polar loops. The mounting holes and mating pins are patterned to prevent incorrect mounting of the keyers. Zener diode CR5 on the Power Supply board prevents the breakdown of Q1 and Q2.

4.2.1.10 METER CIRCUITS. The Demodulator meter circuits (Figure 6-1, Sheet 1) consist of operational amplifiers Z8, Z9, and Z16 and pushbutton switches S8 through S11.

The meter circuits provide four switch selectable functions labeled: LOOP, LEVEL, ++, and +-. When the LOOP pushbutton switch is depressed, the meter is connected across the output loop circuit through resistors R2 and R3. This permits monitoring of the Tone Keyer output loop current.

When the LEVEL pushbutton switch is depressed, the negative terminal of the meter is grounded and the positive terminal is connected to the output of meter amplifier Z16. The audio input tone is rectified by Z16, CR14 and CR15. Meter deflection is dependent on the amplitude of the input tone and the setting of potentiometer R47. The potentiometer is provided to calibrate the meter for a 0 dbm level.

When the ++ pushbutton switch is depressed, the negative terminal of the meter is grounded and the positive terminal is connected to meter amplifier Z8 which inverts the output of the mark detector Z12 and sums it with the output of space detector Z14. The amplifier output provides a dc voltage which varies in amplitude with input signal strength. Depressing this switch gives a relative signal strength indication on the meter to aid in receiver tuning. Meter deflection is to the right of the center scale position.

When the +- pushbutton switch is depressed, the negative terminal of the meter is grounded and the positive terminal is connected to the output of meter amplifier Z9 which sums the primary channel mark and space detectors Z12 and Z14, respectively. This provides a center scale meter reading to show proper noise balance in the mark and space channels. The meter deflects on either side of the center scale position for mark and space inputs.

4.2.1.11 PSEUDO GROUND REGULATOR CIRCUIT. The Regulator circuit (Figure 6-1, Sheet 1) consists of transistors Q9 and Q10, and operational amplifier Z28.

The +24V output of the Power Supply board connects to J12 pin 10. A voltage, equal to one-half the input voltage is present at the junction to the non-inverting input of Z28. Z28 and transistors Q9 and Q10 are connected as a voltage follower with the transistors increasing the current output capability. This establishes a floating ground level for the demodulator circuits at J14 pin 10, which is half of the regulated power supply voltage.

4.2.2 TONE KEYER

The Tone Keyer circuits are divided into the following circuit groups: Refer to Figure 6-6.

- 1. Input Circuits
- 2. Mark/Space Oscillator Gating Circuits
- 3. Divider Circuits
- 4. Digital To Sine Wave Converter Circuits
- 5. Output Circuits

4.2.2.1 INPUT CIRCUITS. The input isolation circuits consist of transistor switch Ql, photo-isolator Zl, and threshold detector Z2.

The input isolation circuit accepts standard 20/60 ma, 130 vdc neutral or polar loop connections through board pins J20-2 and J20-3. In neutral keying operations, a jumper inserts resistor R1 or R2 in the base circuit of Q1 to provide selection of either 10 ma or 30 ma switching threshold for neutral loop inputs. In polar or EIA operation, the jumpers are removed from the input circuit. R3 is a series resistor used in monitoring the keyer loop current through R4.

Input mark current switches Ql on applying a forward bias across the isolator diode Zl. This generates a positive level at the photo-isolator output which will switch threshold detector Z2 to a LLO mark output condition. During space inputs, the photoisolator output is negative, switching Z2 to a LL1 output condition.

In EIA operation, the high level input circuits may be used (Q1-Z1) or data may be applied to board pin J23-1. Negative polarity EIA mark inputs switch Z2 to a LL1 mark output condition.

The two jumpers marked MIL JUMPER and HALF DUPLEX JUMPER are included for half duplex operation. Feedback can occur if the Tone Keyer input and the Demodulator output devices share the same loop. The Tone Keyer must remain in mark while the Demodulator is receiving data or the received data will be retransmitted.

This is caused by the Demodulator loop also keying the Tone Keyer loop input. The HALF DUPLEX jumper must be installed when operating in this mode. This forces the Keyer loop to be locked in a mark state as the Demodulator loop changes state.

The MIL jumper is included to control the sense of the data input so that mark is a logic level zero at Z4-A pin 1. Thus, this jumper is used when a detected loop current corresponds to the mark state.

4.2.2.2 MARK-SPACE OSCILLATOR/GATING CIRCUITS. The Mark-Space Oscillator/Gating circuits consist of two identical oscillator circuits comprised of Y1-Q2-Q3, Y2-Q4-Q5; EXCLUSIVE OR gates Z3-A, Z3-C, Z3-D; NAND gates Z4-B, Z4-C; and other associated components.

Assume the mark oscillator will operate at a frequency of 1.9125 MHz which will develop a 2125 Hz mark tone frequency at the keyer output.

The Space oscillator comprised of crystal Y2, and transistors Q4-Q5 will operate at a frequency of 2.6775 MHz which will develop a 2975 Hz space tone at the keyer output.

KEYER SENSE switch S7 on the front panel provides either a LLO or LL1 level to control EXCLUSIVE OR gate Z3-D. Depending on the position of S7, Z3-D will provide either inversion or a straight transfer of the threshold detector (Z2) output. Mark inputs gate Z3-D to a LLO output state gating Z3-A high and enabling mark NAND gate Z4-C. This permits transfer of the mark oscillator signal through EXCLUSIVE OR gate Z3-C. Space inputs gate Z3-C to the LL1 output condition gating the space oscillator frequency through space NAND gate Z4-B and Z3-C.

4.2.2.3 DIVIDER CIRCUITS. The Divider circuit is comprised of flip-flops Z7-A, Z8-A, Z8-B, Z16; counters Z9, Z10; and gates Z15-A, Z15-C.

Flip-flops, Z7-A, Z8-A and Z8-B divide the gated mark or space oscillator frequency by a factor of five. Counter Z9 is driven by the divide-by-five output to provide a divide-by-50 clock to register Z13 and the divide-by-18 circuit comprised of Z10 and flip-flop Z16. This provides a final divide-by-900 data input to register Z13. The data input pulse rate for the example is 2125 Hz for mark (1.9125 MHz \div 900 = 2125 Hz) and 2975 Hz for space (2.6775 MHz \div 900 = 2975 Hz).

A special jumper is utilized to lower the division factor during operations above 3500 Hz. This jumper designated B lowers the division factor from \div 900 to \div 180 as shown below.



Crystal frequency should be Division Factor X Tone Frequency.

4.2.2.4 DIGITAL TO SINE WAVE CONVERTER CIRCUITS. The converter is comprised of serial-to-parallel register Z13, control gates Z12 and Z14, and precision voltage divider resistors R42 through R50.

The timing diagram illustrated in Figure 4-3 shows the conversion of the digital input to a near sinusoidal output waveform. It should be noted that each voltage step is not equal as shown in the illustration but varies depending on the point where it occurs in the sine wave. For example, the voltage change at the positive and negative transition points must change at a more rapid rate than changes in voltage at the positive and negative peaks of the waveform. Voltage divider resistors R43 through R50 are selected and form the output sine wave as described in the following paragraph.



Figure 4-3. Digital To Sine Wave Converter Waveform Drawing A0449

Each positive transition of the register clock loads the serial input of the register depending on the logical state of the input. In the timing diagram shown in Figure 4-3, at time T1 all of the register stages are empty and the control gates at the parallel outputs of the register are open. This time is represented by the negative peak of the output waveform taken at the junction of R42 and R48. The next nine positive transitions of the clock input will load the LL1 level at the data input, loading the register. At this time (T2) the control gates at the register outputs are gated on placing output resistors R43 through R50 in parallel. In this condition, the majority of the supply voltage is developed across R42 and the positive peak of the output sine wave is generated. On the tenth positive clock transition the low portion of the divide-by-900 divider output will begin to empty the register forming the second half of the output cycle.

4.2.2.5 OUTPUT CIRCUIT. The output circuit is comprised of amplifier Z11, keyer gain potentiometer R1 on the rear apron, active output 3-pole low pass filter Z5, and isolation transformer T1.

Outputs from the digital to sine wave converter are applied to the inverting input of Z11. Amplifier gain is variable as set by Keyer Gain potentiometer R1 on the rear apron. The potentiometer varies the feedback loop resistance and is in parallel with C12.

Active low pass filter Z5 provides rejection of the remaining high frequency components existing above the mark and space tone frequencies. The network comprised of resistors R19 through R24 capacitors C1, C2, C3; and the jumper eyelet positions designated 1, 2, and 3 set filter characteristics.

The tone output of the low pass filter is applied to the primary of Tl and amplifier Z6 for the front panel meter. The secondary of Tl provides a balanced 600Ω output. These outputs connect to the keyer output at TBl pins 9 and 10.

4.2.3 POWER SUPPLIES

4.2.3.1 AC POWER SUPPLY. The AC power supply circuits consist of power transformer T1, full-wave rectifier CR1 through CR4, preregulator Q3, series regulators Q5 and Q6, precision voltage regulator Z1, and voltage follower Z2, Q4. These circuits are contained on PC board assembly D2962 and are schematically illustrated in Figure 6-5. The circuitry in Figure 6-5 pertaining to the high level keyer is explained in Paragraph 4.2.1.9.

The power supply will operate from either a 115 vac or 230 vac power source. AC input switch S1, located on the power supply board must be placed in the appropriate position. SI also controls the ac input voltage to the loop power supply thru connector J3.

The ac output of transformer T1 is rectified by CR1 thru CR4 and filtered thru RC filter R10, C1, and C2. The supply voltage to Z1 is preregulated to approximately 36 vdc by zener diode CR6 and transistor Q3. Precision voltage regulator Z1 is a temperature compensated device and is controlled by feedback from potentiometer R1. A regulated +24 vdc ±1 vdc is provided at board J5 pin 1 thru series regulators Q5 and Q6, and current limiting resistor R11. The voltage at J5 pin 1 can be adjusted by potentiometer R1. A regulated +14.5 vdc (+.5, -1 vdc) set by voltage divider R6 and R7, is provided thru voltage follower Z2 and Q4 to board pin J5-2.

The +24 vdc and +14.5 vdc are referenced to -V. Using this method the potentials +24 and -V float an equal amount from ground (i.e., +24 V is +12V from ground and -V is -12V from ground). Since +14.5V (VDD) is also referenced to -V, it will rest at approximately +2.5 volts from ground. The voltages ±12V from ground are used for all operational amplifier IC's and the voltages -12 and +2.5V from ground supply a total of 14.5 vdc to the CMOS digital logic.

4.2.3.2 OPTIONAL LOOP POWER SUPPLY. Additional space is provided for an optional loop power supply board. The polar loop supply can be ordered in any one of the following configurations:

> 100 ma/±48 vdc 100 ma/±64 vdc 40 ma/±80 vdc

Currents are maximum values and must be limited by an external resistor.

The loop supply is schematically illustrated in Figure 6-7. Physical location is shown on the Model 1273 assembly drawing, Figure 7-1.

The polar loop power supply consists of T1, full-wave bridge rectifier CR1 thru CR4, negative voltage filter section C1-R1, and positive voltage filter section C2-R2. Each section furnishes the nominal voltages and current listed. T1 will operate from either a 115 or 230 vac power source, controlled by AC input switch S1, located on power supply board assembly D2962.

SECTION V

MAINTENANCE

PART I. GENERAL MAINTENANCE AND PERFORMANCE CHECKS

5.1 GENERAL

The Model 1273 FSK Keyer Demodulator is a solid-state device designed to operate over extended periods of time with little or no routine maintenance. Should trouble occur, the information contained in this section will be helpful to a qualified maintenance technician. The technician should be thoroughly familiar with analog and digital integrated circuits and have a good understanding of the circuit theory and operating procedures before attempting any troubleshooting.

A discussion of the circuit theory is contained in Section IV. Schematic diagrams are contained in Section VI, and part location drawings in Section VII.



The AC input circuit of this unit contains voltages which are hazardous to life. Exercise caution when working in the unit with protective covers removed.

5.2 PREVENTIVE MAINTENANCE

Since the Model 1273 is a solid-state low-power device, preventive maintenance is not recommended except during corrective maintenance. However, in locations with extreme environmental conditions, such as sand, dust, and/or large variations in humidity the unit may require periodic cleaning. Use a soft cloth or a medium bristle brush to clean the interior of the unit.



Do not use harsh cleaning solvents on painted surfaces.

5.3 CORRECTIVE MAINTENANCE

It is recommended that a complete visual inspection of the unit be made for indications of mechanical or electrical defects if the unit is inoperative. Components showing signs of deterioration should be checked, and a thorough investigation of associated circuitry should be made to verify correct operation. Damage to parts due to heat is often the result of less obvious troubles in the circuit. It is essential that the cause of overheating be determined before replacing the damaged component. Mechanical parts such as switches and plug-in connectors should be checked for excessive wear, looseness, misalignment, corrosion, and other signs of deterioration.

If the technician thoroughly understands the operation of the Model 1273, malfunctions in its operation should be readily apparent by monitoring the input versus output signals and by observing the meter indications. For specific troubleshooting procedures reference Part II of this section.

5.3.1 REQUIRED TEST EQUIPMENT

The test equipment or its equivalent required to test and troubleshoot the Model 1273 is listed in Table 5-1.

EQUIPMENT	MANUFACTURER	
Oscilloscope	Tektronix Model 422	
Audio Generator	Hewlett-Packard Model 204C	
Pulse Pattern Generator	Frederick Electronics Model 201	
Decade Attenuator	Hewlett-Packard Model 350D	
AC Vacuum Tube Voltmeter	Hewlett-Packard Model 400E	
VOM	Triplett Model 630	
Electronic Counter	Hewlett-Packard Model 5302A	
FSK Signal Generator	FEC Model 1215A Tone Keyer	
Digital Distortion Analyzer	Digitech Model 2683-01	
Message Generator	Frederick Electronics Model 1306A	

Table 5-1. Required Test Equipment

5.3.2 TROUBLESHOOTING

Troubleshooting procedures outlined in this paragraph may be utilized by a qualified technician to isolate a trouble to a specific circuit. When a trouble has been isolated to a specific circuit, a defective integrated circuit or component can normally be located using the detailed circuit description in Section IV.

After the top cover has been removed and a visual inspection has been made, measure the power supply voltages with reference to NO1318, J5 pin 5. With a nominal input voltage of 115 vac or 230 vac, the dc voltages should be as follows:

POINT VOLTAGE NO1318, J5 pin 1 +24V ±1V NO1318, J5 pin 2 +14.5V +.5V, -1V



Do not connect pins of J5 to the chassis or any other ground.

If the power supply is functioning properly and the visual inspection reveals no obvious trouble, then the logic or control circuits of the unit should be suspected.

After a trouble has been isolated to a defective component, circuits associated with that component should be checked to ensure that they did not cause the problem, or have not been damaged by the malfunction.

5.4 PERFORMANCE CHECKS

The following performance checks and adjustments may be required when the Model 1273 is initially installed. No subsequent adjustments should be required unless deemed necessary during troubleshooting procedures.

5.4.1 MARK/SPACE BANDPASS FILTER BANDWIDTH CHECK

The operating baud rate, center frequency, and bandwidth of the bandpass filters are determined by the dash number designated NO1158-() stencilled on the filter printed circuit card. Refer to the chart accompanying the schematic diagram.

Proceed as follows:

- 1. Set up the equipment as shown in Figure 5-1, with the signal generator connected to pins 12 and 13 of TB1 and the VTVM connected as shown by the dotted line.
- 2. Tune the signal generator to the mark tone center frequency at a 0 dbm output level.
- 3. Reconnect the VTVM between pins 2 and 10 of connector J17 and note the reading.



Figure 5-1. Test Setup, Mark/Space Bandpass Filter Operational Check

- 4. Increase the signal generator frequency to obtain a 3 db drop in the VTVM reading noted in Step 3. Check the frequency reading on the counter.
- 5. Decrease the signal generator frequency below the tone center frequency to obtain a 3 db drop in the reading noted in Step 3. Check the frequency reading on the counter.

NOTE

The filters bandwidth is correct when the two 3 db points are symmetrical with respect to the center frequency, within ±10% of the bandwidth. If the filter does not meet the above requirements, perform the alignment steps outlined in Paragraph 5.5.7.

6. Repeat Steps 1 thru 5 for the space bandpass filter, reconnecting the VTVM to pins 5 and 10 of J17.

5.4.2 TONE KEYER OUTPUT FREQUENCY CHECK

Proceed as follows:

- 1. Connect the frequency counter to TB1 pins 9 and 10.
- 2. Note the reading on the frequency counter. The reading should be the desired mark or space tone frequency.
- 3. Reverse the KEYER SENSE switch position.
- 4. Note the reading on the frequency counter. The reading should be the opposite tone frequency.

5.5 ALIGNMENT AND ADJUSTMENT PROCEDURES

5.5.1 POWER SUPPLY ADJUSTMENT

Proceed as follows:

- 1. Connect the positive voltmeter probe to J5 pin 1 on NO1318. Connect the negative probe to J5 pin 5.
- 2. Adjust potentiometer R1 on the power supply for a +24 vdc ± 1 vdc reading on the voltmeter.
- 3. Connect the positive voltmeter probe to J5 pin 2. Check that this voltage is +14.5 vdc +.5, -1 vdc.

5.5.2 METER AMPLIFIER ADJUSTMENT

Proceed as follows:

- 1. Set up the equipment as shown in Figure 5-1, with the signal generator connected to pins 12 and 13 of TB1 and the VTVM connected as shown by the dotted line.
- 2. Depress DEMOD LEVEL pushbutton switch.
- 3. Tune the signal generator for the in-use mark tone center frequency at a 0 db output level. Check that the eyelet position designated "1" on the Demodulator board has a jumper installed to set the input impedance to 600 ohms.
- 4. Adjust potentiometer R47 on the Demodulator board for a 0 dbm reading on the front panel meter.

5.5.3 FSK KEYER OUTPUT LEVEL ADJUSTMENT

- 1. Connect the AC VTVM to TB1 pins 9 and 10. Actuate the Keyer LEVEL front panel switch.
- 2. Adjust KEYER TONE LEVEL potentiometer R1 on the rear apron for a 0 dbm reading on the AC VTVM. Adjust R14 on the Tone Keyer board until the front panel meter indicates 0 dbm.

5.5.4 MARK CHANNEL GAIN ADJUSTMENT

Check that filters are properly tuned before proceeding further. Proceed as follows:

1. Set up the equipment as shown in Figure 5-1, with the signal generator connected to pins 12 and 13 of TB1 and the VTVM connected as shown by the dotted line (the LIMIT MODE push-button should be in the out position).

- 2. Apply a space tone at a level of -10 dbm.
- 3. Reconnect the VTVM between pins 4 and 10 of J17; measure and note the space filter output level.
- 4. Reconnect the VTVM as indicated by the dotted line in Figure 5-1 and set the signal generator to produce a mark tone at a level of -10 dbm.
- 5. Reconnect the VTVM between pins 1 and 10 of J17 and measure the mark filter output level.
- 6. If necessary, adjust the Level potentiometer R29 on the Demodulator board for the same level as noted in Step 3.

5.5.5 MARK AND SPACE RECTIFIER OFFSET

Proceed as follows:

- 1. Disconnect connector J13 from the Demodulator board.
- 2. Connect oscilloscope probe to pin 1 of J17 (select its most sensitive input) and oscilloscope ground to pin 10 of J17.
- 3. Adjust mark RECT OFFSET potentiometer R36 for zero-volt dc.
- 4. Reconnect oscilloscope probe to pin 4 of J17.
- 5. Adjust space RECT OFFSET potentiometer R45 for zero-volt dc.
- 6. Reconnect J13.

5.5.6 MARK AND SPACE DTC OFFSET

Proceed as follows:

- 1. Connect the output of the message generator to the data input of the tone keyer.
- Connect the FSK output of the tone keyer as illustrated in Figure 5-2, with the FSK signal connected to pins 12 and 13 of TB1.
- 3. Make certain that the message generator and tone keyer are set at the proper baud rate and mark and space frequencies.
- 4. Connect distortion analyzer between pin 7 and pin 10 (ground) of J17.
- 5. Set message generator for steady mark output.

- 6. Set the attenuator to zero and ensure that the input to the 1273 is 0 dbm; adjust the output level of the tone keyer, if necessary, to obtain 0 dbm.
- 7. Set the message generator to produce a reversals output.
- 8. Adjust attenuator to obtain a -30 dbm input to the 1273 unit.
- 9. Set distortion analyzer for polar input, bias distortion, filter control -- OUT, and for operation at appropriate baud rate (all equipment should be operating at the same baud rate).
- 10. Depress the front panel SPACE MODE pushbutton.
- 11. Adjust SPACE DTC OFFSET potentiometer R83 for the lowest distortion indication on the distortion analyzer.
- 12. Release SPACE MODE pushbutton and depress MARK MODE pushbutton.
- 13. Adjust MARK DTC OFFSET potentiometer R86 for the lowest distortion indication on the distortion analyzer.



Figure 5-2. Test Setup, Mark/Space DTC Offset Adjustment

5.5.7 MARK AND SPACE BANDPASS FILTER ALIGNMENT

The mark and space bandpass filters are tuned at the factory for optimum operation. Prior to following alignment steps, insure that the filters are defective or misaligned by performing the checks outlined in Paragraph 5.4.1.

The alignment steps listed below apply to the Mark and Space bandpass filters located on the Demodulator board. Refer to Table 5-2 for the applicable test equipment input/output connections.

FILTER UNDER TEST	SIGNAL GENERATOR CONNECTION	VTVM CONNECTION
Mark BP Filter	TB1 Pins 12 & 13	J17 Pin 2
Space BP Filter	TB1 Pins 12 & 13	J17 Pin 5

Table 5-2. Input/Output Connections For Bandpass Filter Alignment

Proceed as follows:

- 1. Set up the equipment as shown in Figure 5-1.
- Locate the eyelets marked "1" and "2" on the bandpass filter board. If jumpers are installed, unsolder one end of each eyelet jumper and remove from eyelet hole.
- 3. Tune the signal generator to the in-use mark or space tone center frequency at a -20 dbm output level.
- 4. Adjust potentiometers R4, R10, R19, R25, and R31 for a maximum indication on the VTVM.
- 5. Resolder jumper wires across eyelets "1" and "2", if originally installed.
- 6. Repeat the bandpass filter performance checks as outlined in Paragraph 5.4.1.

NOTE

If any filter fails the performance checks after alignment has been performed, return the defective filter to FEC.

PART II. TROUBLESHOOTING PROCEDURES

5.6 GENERAL

This section contains instructions for fault isolation to the active component in an inoperational Model 1273 FSK Keyer/Demodulator.

Paragraph 5.7 determines initial tests to determine the nature of a malfunction. Paragraph 5.8 lists steps in isolating the functional circuit in which the failure has occurred. Troubleshooting procedures are provided in Paragraphs 5.9 through 5.17 for the demodulator board, Paragraph 5.18 for the power supply and Paragraphs 5.19 through 5.23 for the tone keyer. Also included with these procedures are portions of the schematic diagrams contained in Section VI.

To gain access to the Model 1273, circuit boards, remove the screws securing the top panel.

5.7 DETERMINING NATURE OF MALFUNCTION

The Model 1273 consists of 3 main circuit boards. In Paragraph 5.8, step 1 refers to the power supply board, step 2 to the tone keyer and step 3 to the demodulator board. If the nature of the malfunction is not known proceed to the next paragraph.

With the unit plugged in, power on, and no input signal, monitor the tone output with an oscilloscope and depress the keyer sense switch. A tone frequency signal should be viewed which changes frequency as the sense switch is changed. If not refer to Paragraph 5.8, step 1 to be sure the keyer has power. Then proceed to Paragraph 5.8, step 2 to check the tone keyer.

Connect the tone output to the demodulator input on the rear panel. Monitor the demodulator output. Change the sense switch on the front panel. If the demodulator output does not change, refer to Paragraph 5.8, step 3 for demodulator repair. If the output changes but the unit is not functional refer to Section 5.5 for adjustment and alignment.

5.8 ISOLATING THE AREA OF A MALFUNCTION

1. Power Supply

Measure the DC voltage across pins 1 (+) and 5 (-) of J5. If approximately 24V is not obtained refer to Paragraph 5.18. If the voltage is present and correct, proceed to steps 2 and 3.

2. Tone Keyer

If there is no output from the tone keyer, first check the power supply.

If power is properly supplied to the board, monitor pin 10 of Z3. (Connect the oscilloscope between pin 10 and ground.) Oscillations should appear at one of the crystal frequencies. Changing the sense switch should change frequency. If this does not occur refer to Paragraph 5.9.

Monitor pin 1 of Z16 with the oscilloscope. If logic level changes are not present refer to Paragraph 5.10.

Monitor TP2. If a single similar to Figure 4-3 is not present refer to Paragraphs 5.11 and 5.12.

Monitor TP1. If a sine wave is not present refer to Paragraph 5.12. If no malfunction can be detected refer to step 3.

3. Demodulator

- a. Connect a tone keyed signal to the demodulator input on the rear panel. This may come from the tone output if it has been checked or an FEC Model 1215A or equivalent tone keyer. Monitor pin 6 of Z7. If tone signals are not present refer to Paragraph 5.17 to be sure power is available, then continue with Paragraph 5.9.
- b. Monitor J14 pins 1 and 4. A signal should be present at pin 1 when there is a mark input and at pin 4 for a space input. If not refer to Paragraph 5.10 and 5.11.
- c. Monitor TP2 and TP1. If mark signal is not detected at TP2 and space at TP1 when they are input refer to Paragraphs 5.12 and 5.13.
- d. Monitor TP3; if mark and space inputs are not distinct DC levels refer to Paragraph 5.14.
- e. If all checks to this point pass but there is no output refer to Paragraph 5.15.



- 1. Ensure that jumper 1 is installed or removed for correct input impedance.
- 2. Connect a tone keyer output to the DEMOD input on the rear panel. The tone keyer output from the Model 1273 can be used. Check that tone frequency input appears across points 1 and 3 of T1. Monitor point 5 of T1. (Connect the oscilloscope between point 5 and ground.) If no signal appears replace T1.

- 3. Monitor pin 6 of Z2. If an amplified signal does not appear replace Z2.
- 4. Monitor pin 6 of Z6 and change the input from mark to space tone frequencies. If either one but not the other frequency is transmitted to pin 6, check capacitors C1 to C6 and the values of resistor networks Z1 and Z3. The proper resistor values are given in Figures 7-10 and 7-11. If no signal appears at pin 6 of Z6 ensure that Z1 and Z3 are properly inserted and check or replace Z4, Z5, and Z6.
- 5. Monitor pin 6 of Z7. If no signal appears with the limit switch on the front panel in the off position, check or replace Q1 and Q2. If the signal is not amplified when the limit switch is depressed, replace Z7.
- 5.10 MARK AND SPACE BANDPASS FILTERS





1. Monitor either side of C10. Set the input to mark tone frequency. Change the input to space and monitor either side of C12. If no signals or greatly attenuated signals appear, proceed to the mark/space filter bandwidth check in Paragraph 5.4.1.



- 1. Monitor pin 6 of Z13. If no signal appears when the input is in mark, proceed to Paragraph 5.5.5 to check mark rectifier offset before checking or replacing Z12 and Z13. Monitor pin 6 of Z15 and repeat the same procedure with a space input, checking Z14 and Z15.
- 2. If the panel meter does not function check meter. If it is functional replace Z16.



- 1. Refer to Figure 6-4, Dual Low Pass Filter Schematic Diagram. Monitor either side of R20. If no signal appears when there is a mark input, replace Z1 on the Dual Low Pass filterboard.
- 2. Monitor either side of R17. If no signal appears when there is a space input replace Z2 of the Dual Low Pass filterboard.

5.13 DECISION THRESHOLD COMPUTER CIRCUITS



1. If mark and space signalling are not detected at TP2 or TP1 respectively, check or replace Z11, Z19, and Q4 for mark failure and Z10, Z18, and Q3 for space failure.

Refer to Paragraph 5.5.6 to correctly adjust Mark and Space DTC offset.



- 1. Monitor TP3. If mark and space inputs are not distinct DC levels, check or replace Z24, Q8, and Q7.
- 2. Monitor pin 1 of Z27. If mark and space inputs are not represented by distinct TTL levels replace Z23.
- 3. Monitor pin 6 of Z27. Changes in state should occur as the input to the unit changes states and also as the DEMOD switch is pressed or released. If not, check or replace Z17, Z27, and Z22.



- 1. Ensure that pin 5 of Z27 has a LLO. If not, refer to Paragraph 5.16. Monitor pin 3 or 5 of Z26. If there is no change as the input is changed from mark to space, or when the DEMOD switch is changed, replace Z27.
- 2. Monitor pins 6 and 10 of Z26. If they do not change state as the input changes from mark to space check or replace Z21 and Z26.
- 3. Monitor pin 6 of Z20 for MIL 188 output or pin 6 of Z25 for EIA output. If either does not change as the input changes from mark to space, replace Z20 or Z25 respectively.

5.16 AUTO MARK-HOLD CIRCUITS



1. Disconnect the tone input to the unit. Monitor pin 12 of Z27. If it is not 10, check or replace Z29 and the quad operational amplifier.

Note: hi = board ground, 1o = -12V.

- 2. If Auto Mark-Hold (AMH1) does not function, check or replace Z27, Z17, or Z22.
- 3. Monitor pin 6 of Z22. Depress STBY switch, if pin 6 does not go hi replace Z22.



TP4 is at a floating ground potential for the board. There should be +12V between the + side of C21 and TP4 and also -12V between the -side of C22 and TP4. If not, check or replace Z28, Q9, and Q10.

5.18 POWER SUPPLY BOARD

- 1. Refer to the schematic in Figure 6-5. Ensure that S1 is set properly to either 115 or 230V. The voltage across the two green leads from T1 should be 38 vac RMS. If not, check T1 for opens and replace if defective.
- 2. Measure the DC voltage across C1. Approximately 45V should be present. If not, check or replace diodes CR1 to CR4.
- 3. Check for 24V across C3. If no voltage is present, check or replace Q6. If the voltage is less or varies with the load, check or replace Z1, Q3, and Q5.
- 4. Check V_{DD} voltage. If 14.5V is not present check or replace Q4 and Z2.



- 1. If logic level keying is being used proceed to step 2. If high level keying is used check that the unit is properly strapped for 20 mA or 60 mA operation. Connect the oscilloscope leads across pins 1 and 2 of Z1 and apply input keying to the + - loop inputs on the back panel. If the level changes are not apparent on the oscilloscope check Q1, CR2, CR3, and Z1. If level changes occur, reconnect the oscilloscope between pin 4 of Z1 and ground. If no level changes occur replace Z1.
- Connect a logic level keyer or any changing logic level output to the logic + - screws on the back panel. Connect the oscilloscope between pin 6 of Z2 and ground. If no change occurs replace Z12.



- 1. Monitor TP3. (Connect an oscilloscope between TP3 and ground.) Oscillations should be seen at the Y1 crystal frequency. If not, check or replace Q3 and Q2. Move the oscilloscope lead to TP4; note oscillations at the Y2 frequency. If there is no signal, check or replace Q5 and Q4.
- 2. If there is no input to the back panel, monitor pin 11 of Z3. Reverse the sense switch. If no change occurs at pin 11 replace Z3. Monitor pin 3 of Z3 and again reverse the sense switch. If no change occurs at pin 3, replace Z3.
- 3. Monitor pin 10 of Z4. Reverse the sense switch. Oscillations should be seen in only one position of the sense switch, repeat this procedure for pin 4 of Z4. If either fails replace Z4.
- 4. Monitor pin 10 of Z3. Reversing the sense switch should change the output from Y1 to Y2 frequency oscillations. If not, replace Z3.



- 1. Monitor pin 3 of Z8. If there is no high frequency change return to Paragraph 5.20.
- 2. Monitor pin 1 of Z8. If high frequency logic level changes occur proceed to step 3, if not monitor pin 5 of Z8. If changes occur at pin 5 but not pin 1 replace Z8. If no changes occur at pin 5, monitor pin 2. If there are changes at pin 2 replace Z7, if not replace Z8.
- 3. Unless an external oscillator is used, be sure the jumper is in the A position. Monitor pin 14 of Z10. If there is no changing signal replace Z9. Monitor pin 3 of Z16. If there is no changing signal, check and replace Z10 or Z15.
- 4. Monitor pin 1 of Z16. If there is no output replace Z16.



- 1. Ensure that changing inputs occur at pins 1 and 7 of Z13. If not, return to Paragraph 5.21.
- 2. With the oscilloscope set at approximately .1 ms/cm monitor pins 2, 3, 4, 5, 10, 11, 12, and 13 of Z13, one at a time. If each does not show a changing output replace Z13.
- 3. A similar output should appear at pins 2, 3, 9, and 10 of Z12 and pins 2, 3, 9, and 10 of Z14. If not, replace Z12 or Z14.



- 1. Monitor pin 6 of Z11. A signal approximating the one shown in Figure 4-3 should appear. If not, adjust R12 by rotating the amplitude screw on the back panel with a small screwdriver. If there is no response replace Z11.
- 2. Monitor TP1. A sine wave should be present. If not, replace Z5. If there is a signal present but no output at the rear panel check T1 and cabling. If replacing Z11 or Z5 does not correct the problem, check associated resistors and capacitors for opens or shorts.

SECTION VI

.

SCHEMATIC DIAGRAMS



Figure 6-1. Primary Channel Demodulator Schematic Diagram D3738A, Sheet 1

.

1

(

. (

(

(

1

-

1

(

ł

4

(

C PERTURIE PERTURE PERTURE PERTURE



Figure 6-1. Primary Channel Demodulator Schematic Diagram D3738A, Sheet 2



NOTES:

FOR JOB 4762 RI 24.9K FOR Z≈20K FOR IOOK INPUT IMPEDANCE OMIT RI P.C.BOARD 964

P.C.BOARD ASSY. C2362

.

A UPON CUSTOMER REQUIREMENT

Figure 6-2. High Impedance Input Schematic Diagram C2361
reference and the reference of the refer





•



NOTES 1 P C BOARD REF NO1159 2 P C BOARD ASSY REF D2813 3 ALL RESISTORS ARE 1/4W 1% 4 WHEN ZI & Z2 IS A 741 LC. C9 & CIO IS NOT REQUIRED



	-1	-2	-3	-4	-5	-6
FREQ. (BAUD)	60/75	45/50	130	150	200	300
21,22	741	741	741	741	741	741
R1,2,3,4,5,R6	2K	3.01K	1K	2%	7870	6190
C3,C4	.22MFD	.22MF0	. 22uf	.15uf.	.22uf	.22u1
C5,C6	3,9MFD	3.9MFD	3.9uf	2.7úf	3.9uf	3.9u
C1,C2	1.SMFD	1.5MFD	1.5uf	1.0uf	1.5uf	1.5u
C7,C8	. O2MFD	02MFD	.02úf	.02⊔f	.02uf	.02u

.

^{gu}

.

.







Figure 6-6. Tone Keyer Schematic Diagram D3094C

Ţ



NOTES:

1. REF. ASSY. C2324

2. ON - JASSY. RI, R 2 ARE 10K, 2W & CI, C2 ARE 300 MFD. 100 VOLT.

3. P.G. BOARD NO829

Figure 6-7. Optional Loop Power Supply Schematic Diagram C2367C



.

1

Figure 6-8. Model 1273 Wiring Diagram D3150D



1

, r'

Real and an

the start

A second

T

1

1

from the prove that the prove that

Figure 6-9. Front Panel Switch Schematic Diagram D3096A



NOTES: 1. PC BOARD REF NO 1452 2. PC BOARD ASSY C3240

.

Figure 6-10 Optically Isolated High Level Neutral Keyer Schematic Diagram C3308

PART REPLACEMENT DRAWINGS

SECTION VII



蛎.

()

. 1

Figure 7-1. Model 1273 Assembly D3162L

)

1 1 1 1

.

1

ĺ

۸ſ	501	2	C3240	LOEV UT LEVEL VENEA	FEC			 r
CPTICNAL	58		C1470	ASSY HI-LEVEL KEYER CHASSIS SLIDE	FEC	N01452		
OPTIONAL	56	2	01470	SCREW, 4-40x5/16 LG BD HD	SST	404203		
	55		C15263-4Z-2	SPEED NUT	TINNERMA			
	54		B1558	INSULATOR	FEC	-403170		
		A/R	01000	WIRE, 24 GA	ALPHA			
		A/R		SHIELDED 3 COND 24 GA	DELCO			
		A/R		SHIELDED 2 COND. 24 GA	DELCO			
			1560-TL8	PIN MALE	MOLEX	744400		
			1561-TL8	PIN FEMALE	1	744410		
	48		1625 681	CONNECTOR 6 PIN		246304		
ł	47	1	1625-581	CONNECTOR 5 PIN	۲.	246301		
-	46		1625-3R1	CONNECTOR 3 PIN	MOLEX	246275		
ŀ	45	4	2010 0/12	WASHER NO.6 SPLIT LOCK	SS	404895		
-	44	4		SCREW, 5-32×3/8 FILLISTER	HD SST	404375		
ŀ	43	2		SCREW, 4-40×3/8 QVAL HD	SST	404213		
ŀ	42	2		SCREW, 4-40×5/16 80 HD	SST	404203		
ł	41		WAZL6405103UC	POTENTIOMETER	AB	627406		 t —
ł	40		750	STANDOFF, INSULATED	WINCHEST			
ł	39	7		SCREW NO 6-32x5/16.FL HD	UNDERCUT	SST	404368	
	38	7	08020-632-6	SPEED NUT NO 6	TIMMERMA			 t
ř ł	37		\$\$11	CABLE TIES	PANDUIT			
ł	36	A/R		14 GAUGE COPPER WIRE	ALPHA			 t
A	35		023248	ASSY, LOOP POWER SUPPLY	FEC		N0829A	
station and the second	34.		C2434	ASSY HI LEVEL KEYER	1		N0982	
2817.51	33		02404	HOUT, STREETE GEVEN				
	32	;	03095	ASSY TONE KEYER			NO1343	
A	31		03030		FEC		N0964	
68	30	8	02502	SCREW, 6 32×1/4 LG BD HD	SS	404361	AU204	
	29	31		WASHER NO 6 INT. TOOTH	<u>85</u>	404893		
	28	21		SCREW NC 6 32x5/16 LG BD		404369		
ł	27	10		NUT HEX NO 4-40×1/4 AF	SST	403030		
	26	8		WASHER NO 4 INT TOOTH		404878		
	25	8		SCREW NC 4 40×1/2 LG BD H	2 551	404220		 -
•	24		1416 4	SOLDER LUG NO 4	SMITH	242754		
ŀ	23		1416-6	SOLDER LUG NO 6	SMITH	242756		 -
	22		5P-4	STRAIN RELIEF	HEYCO	688025		1
ł	21		M1536G5	RECEPTACLE	CIRCLE F	247025		 -
ŀ	20		17237	LINE CORD	BELDEN	366050		
ł	19		C2989-2	REAR COVER	FEC			
A	18	3	FLV-112	LED		0 040027		
4224	17	2	00502	CAPACITOR OUSME 1KV	CRL	021510		
· }		12	801X5F102K	CAPACITOR COIMF 1KV	ERIE	021300		
ŀ	15	2	312-100	FUSE 1/10 AMP		SE 368050		
ł	14	1	313-001	FUSE 1 AMP		SE 368250		 <u> </u>
ł	13	3	342004	FUSEHOLDER		SE 368425		
	.12	1	9-140-Y	SARRIER STRIP	C-J	100350		
ł	11	1	6-140-Y	BARRIER STRIP	C-J	100300		
ł	10	<u> </u>			FEC	1		1
ł	9	1	02813	ASSY, LOW PASS FILTER	}	1	NG1159	 1
ł	8		D2818	ASSY, BAND PASS FILTER			ND1158	
ł	7		02962	ASSY, POWER SUPPLY		1	N01318	
	6		03097	ASSY, SWITCH		1	N01344	T
	5		03739	ASSY, DEMODULATOR		1	N01483	 1
			B1132	HANDLES		409030		1
	41					t		 1
	4		C3001	I COVER		1		
	3	1	C3001 03090	COVER ENGRAVING, FRONT PANEL				
		1	C3001 D3090 D3092	COVER ENGRAVING, FRONT PANEL CHASSIS	FEC			 -

LIST OF MATERIAL

•

Figure 7-1. Parts List



Figure 7-2. Demodulator Board Subassembly D3739G

									60	1	13	75R	TRECE	PTAC	11F		MOL	FX	246125
									59	-	÷	3-102ET		_	N (FEMALE	1		HAIN	744555
									58	10	R6:	2 -3ET			N (MALE)	· · · · · · · · · · · · · · · · · · ·		HAIN	744550
									57	22	2 -	331272-1	MINI				AMP		247065
									56	5	124	46-12	STAN				CTC		683182
									55	1	PC	-S0-21	TRANS	SFOR	MER		UTC		765033
									54	_	2N5		TRANS	SIST	OR		MOT		080835
									53	1	2N2	2905					MOT		080520
	SCHEWATTO D	EFERENCE D3738.							52	1.	2N2	2219	1				MOT		080469
	JUNEMALIU N	EPERENCE D3/38.							51	2	2N2	2907		r			MOT		080522
	UNLESS OTHE	RWISE SPECIFIED ALL RESIST	ORS						50	6	2N2	2222	TRANS	SIST	OR		NAT		080467
	ARE 1/4W 1%								49	2	583	529-1	SOCKE	T			AMP		248106
	WIRE MOLEY	RECEPTACLE PIN FOR PIN WIT	ч						48			1023A	INTEO	RAT	ED GIRCUI	T	RCA		061220
		ING 1380TL PINS. PIN 15 W							47	2	CD4	1011A			1		RCA		061180
		ND REMAIN UNUSED.	1						46	1	CD4	1009A	1				RCA		061170
									45	1	CD4	1001A					RCA		061175
		RWISE SPECIFIED DRILL ALL							44	19	LM7	41CN .	1		•	······································	NAT		060140
	NO. 55 (.05	2) DR. & INSTALL 46410 GRI	PLETS.						43	4	LM3	SOLCN	INTEG	RAT	ED CIRCUI	T	NAT		060080
	b NO.	68 (.031) DR. FOR I.C.'S.							42	4	MZ 4	625	DIODE				MOT		040661
									41	23	1N9	914	DIODE				GE		040238
		55 (.052) DR 18 PLACES &	INSTALL						40	4	1N2	270	DIODE				TT		040044
	EYEL	ETS.							39	1	RNE	SOD1 OROF	RESIS	TOR	100 1/4W	1%	COR	NING	624005
	f NO.	55 (.052) DR 22 PLACES &	TNSTALL						38			D156X9020			PACITOR 1		SPR	AGUE	028572
		- INSERTS	2000 10022						37	1	583	5Y5U203Z				D2MFD 25V			021580
									36	2	213	OGMO50R10	D5M	TT	11	MFD 50V	VARA	DYNE	029141
		52 (.063) DR 10 PLACES &	INSTALL						35	2	150	D476X9006	582		4	7MFD 6V	SPR.	AGUE	028704
	ITEM	-58 .							34	2	150	D476X9020	082		4	7MFD 20V	SPR.		028726
	n NO.	43 (.089) DR 3 PLACES &	INSTALL						33	2	150	D336X9020	DR2	TT	33	3MFD 20V	SPR	AGUE	028660
	ITEM							1	32	6	150	D226X9015	5B2		22	2MFD 15V	SPR		028594
									31	6	12F	R333-1C12	2FR		. 0331	4FD 100V	MID	NEC	029045
		30 (.128) DR 17 PLACES &	INSTALL						30									1	
	ITEM	68.							29	4	001	50		1	15	5pf 1KV	CRL		021020
	× NO,	11 (.191) DR 5 PLACES &	INSTALL						28	-2	DD2	02	CAPA	CIT	DR .OU2MFE) 1KV	CRL	1	021360
	ITEM	56.							27	1	72P	RIK	POTE	NTI	DMETER 1K		BECH	MAN	627134
	2 10								26		_	R10K	POTE	NTI	DMETER 10	<	BECH	MAN	627415
		49 (.073) DR 8 PLACES &	INSTALL						25		72P		POTE	NTI	DMETER 5K		BECH	MAN	627325
	ITEM	55.							24			501003F	RESI	STOP	R 100K 1/	8 W 1%	CORI	ING	625811
	RESISTOR VA	LUES REQUIRED FOR DWG NO.	ARE						23	÷	_	OD66R5F	4		66.5N 1/	4W 1%			624043
	PROGRAMMED	& WILL DEPEND ON CUSTOMER	REQUIREME	NTS.					22		RN5	506042F			60.4K 1/	8 W 1%			625750
									21	2		4022F			40.2K	1			625673
		71 USED IN ACCORDANCE WITH	CUSTOMER	ſ					20	11		2002F			20K				625505
	REQUIREMENT	S AND/OR SPECIFICATIONS.						1	19	19		1002F			10K				625270
									18	2		8661F			8.66K				625233
									17	2		8251F	 		8.25K				625209
									16	2		4751F			4.75K				624879
									15	5		2001F	-		2K				624481
								ļ	14	2		1501F	┣───┤		1.5K	L			624399
									13	10		1001F	$ \downarrow \downarrow$		<u>1K</u>	L			624299
-	D2813	LOW PASS FILTER	1 FEC				+	ļ	12			5D6190F	I I		6190 1/8		CORM	ING	624:81
-				+				ļ	11	_		2GF101K	 		1000 10		AB		606175
-	D4029	PROGRAMMABLE RES. CHIP	FEC	+	+	 	├ ───┤	ļ	10			7GF242J			2.4K 1/4		AB		601336
-	D2818	BAND PASS FILTER	FEC	-+	+	<u> </u>		ļ	9			0D2551F	ļļ		2.55K 1/		_	VING	624580
-	A919	EYELET	us	-+	+	<u> </u>		ļ	8		RCO	7GF391K	┢──┤		3900 1/4	W 10%	AB		602312
Н	\$6064	EYELET	US	+	+	·		4	7			105K	ļ		1 MEG.	L	4		602792
1	46410	GRIPLET	BERG	1	1	1	1	1	- 5	13		473K	1 1		47K.		11		602636

J	71	1	D2813	LOW P	ASS FILTER	FEC		T
L	70	1	D4029	PROGR	AMMABLE RES. CHIP	FEC		
	69	2	D2818	BAND	PASS FILTER	FEC		1
ŀ	68	17	A919	EYELE	Т	US		
	67	18	\$6064	EYELE	т	US		
	66	A/R	46410	GRIPL	ET	BERG		T
C	65	1	J1.375X0.250	T22	JUMPER 1.375	SQ. EL.	366537	
	64	A/R	SST1	TIE W	RAP	PANDUIT		
Γ	63	A/R		WIRE :	24 GA. WHITE	ALPHA		
	62	1	1381TL	TERMI	NAL (FEMALE)	MOLEX	744325	
Γ	61	14	1380TL	TERMI	NAL (MALE)	MOLEX	744300	
1	TEN	REOD	PART NO.		DESCRIPTION	MFR	CAT.NO.	

NOTES: 1. 2 3.

4.

 \triangle

₪

		GRIPLET	BERG		
1	J1.375X0.25	OT22 JUMPER 1.375	SQ. EL.	366537	
A/R	SST1	TIE WRAP	PANDUIT		
A/R		WIRE 24 GA. WHITE	ALPHA		
1	1381TL	TERMINAL (FEMALE)	MOLEX	744325	
14	1380TL	TERMINAL (MALE)	MOLEX	744300	
REQD	PART NO.	DESCRIPTION	MFR	CAT.NO.	

FEC MATL OR MFR LIST OF MATERIAL

AB

602636

602588

602540

602372

602180

MATL SPEC OR CAT PART NO

2 1 RC07GF470K RESISTOR 470 1/4W 10%

PC BOARD

223K 103K

102K

47K

22K

10K

1K

DESCRIPTION

6 13

5 1

4 12

3 4

1 1 N01483

TEM REG D PART NO

Figure 7-2. Parts List



DRILL II STANDOFF 1246-12

SCH. REF. C2361

1

A UPON CUSTOMER REQUIREMENT



(

NOTES:

.

{```````````

1. SCHEMATIC REFERENCE D2817

2. INSTALL STANDOFFS ON COMPONENT SIDE OF BOARD AND SOLDER ON TRACK SIDE ONLY.

ø

.

3. SG301AM AND LM748CN ARE INTERCHANGEABLE

 DRILL & SHEARING INFORMATION CALLED OUT ON 3RD, SHEET OF NO1158.

5. ALL STANDOFF'S- MUST BE SOLDERED SHUT ON TRACK SIDE OF BOARD.



(energy and the second second

T. Contraction

ſ

401112

Figure 7-4. Mark-Space Bandpass Filter Board Subassembly D2818B

and the second second

L				MATL OR	MATE SPEC OR			
	1	NO1156B	PC BOARD	FEC				
2	5	021010	CAPACITOR 10pf 1KV	CRL	00-100		L	L
3	4	021580	CAPACITOR .02uf 25V	ERIE				I
4	5	060080	INTEGRATED CIRCUIT	SIG.	56301AN			L
5	1	060140	INTEGRATED CIRCUIT	TI	LM741CN			L
6	5	602636	RESISTOR 47K 1/4W 10X	AB	RCO7GF473K			
7	2	625270	RESISTOR 10K 1/4W 1%	CORNING	RN55D1002F			L
8	1	627220	POTENTIOMETER 2K	BECKMAN	72XNR2K			
9	2	247065	MINI INSERT	AMP	2331272-1		L	ļ
10	5	683842	STANDOFF	CTC	2188-14			
11	5.	. 404861	WASHER NO.2 SPLIT LOCK	T&C				
12	5	246321	BANANA PLUG	SMITH	192			1
13	10	029045	CAP, .033uF. 100V, 5%	MIDWEC	12RF333-IC			I
	12 11 10 9 8 7 6 5 4 3	12 5 11 5 10 5 9 2 8 1 7 2 6 5 5 1 4 5 3 4	12 5 246321 11 5 404861 10 5 683842 9 2 247065 8 1 627220 7 2 625270 6 5 602635 5 1 060140 4 5 060080 3 4 021580 2 6 20210 5	12 5 246321 BANANA PLUG 11 5 404861 MASHER ND.2 SPLIT LOCK 10 5 683442 STANDOFF 9 2 247065 MINI INSERT 8 1 627220 POTENTIONETER 2K 7 2 625270 RESISTOR IOK 1/4M 1X 6 5 602636 RESISTOR IOK 1/4M 1X 5 1 060140 INTEGRATEO CIRCUIT 3 4 021580 CAFACITOR 024/25Y 2 5 021010 CAFACITOR 1060 1NF	12 5 245321 BANANA PLUG SMITH 11 5 404861 MKSHER NO.2 SPLIT LOCK TAC 10 5 683842 STANDOFF CTC TAC 9 2 247065 MINI INSERT AMP 8 1 621220 PUTENTIONETER 2K BECKMANA 7 2 625270 RESISTOR ADK 1/4M 1X CORNING 6 5 602635 RESISTOR ADK 1/4M 10X AB 5 1 060140 INTEGRATED CIRCUIT TI 4 5 060000 INTEGRATED CIRCUIT SIG. 3 4 021580 CAPACITOR 100r 12V ERIE 2 5 021010 CAPACITOR 10pr 1XV CRU	12 5 246321 BANANA PLUG SHITH 192 11 5 .404861 MASHER ND.2 SPLIT LOCK T&G 10 5 .683842 STANDOFF CTC 218.14 9 2 .404861 MINE INSERT AMP .2332172-1 8 1 .621220 POTENTIONETER 2K BECKMANA 72.8872K 7 2 .625270 RESISTOR JOK J/AR 10X AB RGOTGF473K 5 1 .602140 INTEGRATED CIRCUIT TI LVT41CK 4 4 5 .060040 INTEGRATED CIRCUIT SIG .6335YB20232 .5335YB20232 .2 502100 CAFACITOR JOY J XKY CRL D0-J00	12 5 246321 BANANA PLUC SMITH 192 11 5 .404861 WASHEN ND.2 SPLIT LOCK T&G 10 5 .683442 STANDOFF CTC 218.14 9 2 .47065 .11.15ERT AMP .2331272-1 8 1 .627220 .01ENTIOMETER 2K BECKMAN AT ZX#RZK 7 2 .625270 RESISTOR IOK 1/4M 1X CORNING RNS5D1002F 6 5 .602836 RESISTOR IOK 1/4M 10X AB RC0767473K 5 1 .060140 INTEGRATED CIRCUIT TI .04741CN 4 5 .060040 INTEGRATED CIRCUIT .503.01AH 3 4 .021580 .CAFACITOR .0241 25V ERIE .5835Y5U2032 2 5 .021010 .CAFACITOR .0241 25V ERIE .400 - 100	12 5 246321 BANANA PLUG SMITH 192 11 5 404861 WASHER ND.2 SPLIT LOCK T&G 10 5 683442 STANDOFF CTC 2188-14 9 2 247065 MINI INSERT AMP 2331272-1 8 1 627220 POTENTIONETER 2K BECKNAN 72×RR2K 7 2 625270 RESISTOR JOK 1/4M 1X CORNING RN55D1002F 6 5 602258 RESISTOR 7K 1/4M 10X AB ROOT6F473K 5 1 060140 INTEGRATED CIRCUIT T LIVIATION 4 5 060000 INTEGRATED CIRCUIT S10. S50301AN 3 4 021580 CARACITOR .024 25V ERIE 58305YSU2032 2 5 021010 CAPACITOR .024 25V ERIE 5835YSU2032

LIST OF MATERIAL

Figure 7-4. Parts List

•

NOTES:															
1. SCHEMATIC REF D2814															
2. UNLESS OTHERWISE NOTED DRILL MOUNTING HOLES															
ND.55 (.052) DIA. & INSTALL 46410 GRIPLETS	ļ									+					
▲ NO.68 (.031) DR AS RECUIRED FOR ITEM 11		+				<u> </u>									
NO.30 (,128) DR 7 PLACES FOR ITEM 2															
3 INSTALL ITEM 2 ON COMPONENT SIDE OF BOARD &															
MOUNT ITEMS 3 & 4 AS REQUIRED. ALSO SOLDER ITEM 2 TO BOARD															
		+													
		++								†					
						ļ									
										+					
						t									
						ļ									
												-+	-		
		+				 									
				1											
$ \underbrace{\textcircled{A}}_{(1)} \underbrace{\textcircled{P}}_{(1)} \underbrace{\underbrace{\textcircled{P}}_{(1)} \underbrace{\textcircled{P}}_{(1)} \underbrace{\underbrace{\textcircled{P}}_{(1)} \underbrace{\underbrace{P}}_{(1)} \underbrace{P}}_{(1)} \underbrace{\underbrace{P}}_{(1)} \underbrace{P}}_{(1)} \underbrace{\underbrace{P}}_{(1)} \underbrace{P}}_{(1)} \underbrace{P}}_{$				ļ											
$ \underbrace{\textcircled{A}}_{(3)} \underbrace{\textcircled{P}}_{(NPUT)} \underbrace{\underbrace{P}}_{(NPUT)} \underbrace{\underbrace{P}}_{(NPUT)} \underbrace{\underbrace{P}}_{(NPUT)} \underbrace{\underbrace{P}}_{(NPUT)} \underbrace{\underbrace{P}}_{(NPUT)} \underbrace{\underbrace{P}}_{(NPUT)} \underbrace{\underbrace{P}}_{(NPUT)} \underbrace{\underbrace{P}}_{(NPUT)} \underbrace{P}}_{(NPUT)} \underbrace{P}_{(NPUT)} \underbrace{P}}_{(NPUT)} \underbrace$		+								-			+		
				1		1									
		-				ļ									
						<u> </u>									
		-		-		+									
		-													
		-		 		<u> </u>									
		-		<u>+</u>		+								1	
		+		1		1									
						ļ		ļ						·····	
		+				+	↓								
		+						t							
				1											
1,2,3,4,5,6, 6 36 RN55D6190F RESISTOR 6190 1/4W 1% CORNING 624181	R1.2.3.4.5.6	6				L					17		RESISTOR 7878 1/4W 1%	SPRAGUE	
35 RN55DT870F RESISTOR 7870 1/4m 1x CORNING 624332 34 150D105X9015A2 CAPACITOR 1uf 15V SPRAGUE 028176			C1,2 C5,6	2		+					16		15A2 CAPACITOR, 1MFD 15V 15B2 CAPACITOR, 2 7MFD 35V	SPRAGUE	
33 1500275X9035B2 CAPACITOR 2.7uf 35V SPRAGUE 028374		+	C3,4	2		+					14		3542 CAPACITOR, 15MFD 35V	SPARGUE	0280
32 1500154X0935A2 CAPACITOR.15uf 35V SPRAGUE 028044				1	B1.2.3.4.5.6	6					13	RN5501001	F RESISTOR 1K 1/4W 1%	CORNING	6.24
31 RN5501001F RESISTOR 1K 1/4W 1X CORNING 624299				-			R1,2,3,4,5,6	6			12	RN55D3011	F RESISTOR 3.01K 1/4N 1%	CORNING	6246
30 RN55D3011F RESISTOR 3.01K 1/4m 1% CORNING 624613 .,2 2 29 LN741CN INTEGRATED CIRCUIT NAT. 060140	21,2		₹1,2 81,2,3,4,5,6	2	Z1,2	2	21,22	2	Z1,Z2 R1,Z,3,4,5,R6		11 10		RESISTOR 2K 1/4M 1%	CORNING	
28 RN55D2001F RESISTOR 2K 1/4W 1% CORNING 624481	C3,4	2	112.2,3,4,3,0		C3,4	+,	C3.C4	2	C3.C4		.9	1500224X90	19A2 CAPACITOR .22MFD 15V	SPRAGUE	028
1.4 2 27 1500224X9015A2 CAPACITOR 220/ 15V SPRAGUE 028066	C5,6	2		2	C5,6	2	05.06	2	C5,C6		8	1600395X90	2082 CAPACITOR 3.9MFD 20V	SPRAGUE	
5,6 2 26 150D395X902DB2 CAPACITOR 3 9uf 20V SPRAGUE 028400	C1,2	2		2	C1,2	2	C1,C2		C1,C2	2			3582 CAPACITOR 1.5MFD 35V	SPRAGUE	
1.2 2 25 1500155X903582 CAPACITOR 1.5uf 35V SPRAGUE 028264 7.8 2 24 5835Y5U2032 CAPACITOR 02uf 25V ERIE 021580	C7,8		C7,8		C7,C8		C7.C8		C7,C8	2 A/R		5835750203	Z CAPACITOR .02MFD 25V GRIPLET	BERG	021
7.8 2 24 5835Y5U2032 CAPACITOR .02uf 25V ERIE 021580 23 46410 GRIPLET BERG		A/R		A/R		A/R 7		A/R			4	46410	WASHER NO.2 SPLIT LOCK	SST	404
22 WASHER NO.2 SPLIT LOCK SST 404861		1		17		17		17			3	192	BANANA PLUG	SMITH	240
21 192 BANANA PLUG SMITH 246321		7		7		7		17		7	2	2188-14	STANDOFF	CTC	683
20 2188-14 STANDOFF CTC 683842		1		1		1		.1		1		N01159	P.C. BOARD	FEC MATLOR	MATL CAT P
	200 BAUD		150 BAUD		130 BAUD	1	45/50 BAUD	+	60/75 BAUD		-1754 4	G D FART NG	DESCRIPTION		CAT PA
	-5		-4		-3		-2		-1				LIST OF MA) ENIAL	

e e e e e e e e e e e e e e e e e e

Figure 7-5. Dual Low-Pass Filter Board Subassembly D2813E



Figure 7-6. Tone Keyer Board Subassembly D3095D

ĺ

(



(

1

(

{

AI	63	1			CITOR .OLuf			MIDNEC	029042		r –
23-1	62	1	12FR392-1C	CAP	CITOR .0039L	sf		MIDNEC	029875	1	1
ÂŇ					TOLERAN	CE +	005%	3. CUT			. z - 5000
	61	1.	D2400		ASE - HC-6/U				ANCE - SERI	ES 6. LD/	D CAP32pt
[REQ. TOLERAN	CE ÷	005%	3. CUT			c. Z - 5000
<u> </u>	60	1	D2400	2. C/	ASE - HC-6/U			4. RESO	NANCE - SERI	ES 6. LO	D CAP 32p
	59	A/R		WIRE	JUMPER			ALPHA	T		
1	58	24	56064	EYEL				U.S.	i		t
A	57	1	DM15561J		CITOR 560pf			ELMENCO	026715		1
7747	56	1	.100F40152A	-10	RISSON CABLE			ANSLEY	366008		
	55	4	M93-103ET		E PIN, FEMAL			BEADCHAI			
1	54	9	R62-3ET		E PIN, MALE			BEADCHAI			t
	53	3			HEX 2-56x3/	16 A	F	\$5	403010		†
1	52	3			ER, NO.2 SPL			55	404861		
1	51	3			W, 2-56x3/16			55	404010		<u> </u>
	50	1	6010-16	CLAH				AUGAT	184450		
	49	6	1246-12	STAN				CTC	683182		
ł	48	1	I-D0-T122		SFORMER			UTC	765009		t
}	47	2	8000-AG3	SOCK				AUGAT	305520		
	46	4	2N2369A		SISTOR			NAT	080470	l	t
	45	1	2N2907		SISTOR			MOT	080522		<u>†</u>
c	44	1	C04030AE		GRATED CIRCU	TT		RCA	061240		
[]	43	2	CD4030AE	LINIE	J I I I I I I I I I I I I I I I I I I I			HUA	061240		<u> </u>
	42	.2	CD4016AE		1						ł
13	42	1		<u> </u>	++-				061195		<u> </u>
	41	3	CD4015AE CD4013AE		++			+	061190		ł
	39	2	CD4013AE CD4011AE		+			RCA	061185		ł
L,	38	1	MCC1003		- [061180		ļ
	37	4			001750 0700			MOT	060445		
			LM741CN		GRATED CIRCU	11		NATIONAL	060140		
ļ	36 35	1 4	1N4002 1N914	DIOD				MOT	040550		<u> </u>
	34	4	1500226X901			HED	161		040238		
d	33	i	DN-19-562J		CAPACITOR 22 CITOR 5600pf			SPRAGUE	028594		l
<u>م</u> ا	_	_		CAP'A		_	_	ELHENCO	026885		
423 {]	32 31	1	DM-19-821J 1MD-1-153J	┝キ	820p f			ELMENCO	026735		L
ų				\vdash					024506		
. r	30 29	1 2	JF82025F	0.10	620pf			RMC	021270		
A11	28		801X5F102K		CITOROOlu			ERIE	021300		
-4	28	2	RC07GF470K		STOR 470 1/4			AB. C FRIF	602636		
1	26	-1	835X5V502Z 72P85K		CITOR COSMF NTIOMETER 5K		<u>ur ul</u>	C ERIE BOURNS	021480		<u> </u>
	25	1	RN60D5621F		STOR 5.62K 1			CORNING	627325		ł
-	23	1	4 3012F	1 1	30.1K	<u>, 47</u>		COUNTING	625036		<u> </u>
	23	2	4992F	┝キ	49.9K	+	1		625620		↓
	23	1	4992F 4752F	┣┥		+	1		625720		ł
	22	2	2672F	┝──┥	47.5K 26.7K	+	+		625702		<u> </u>
ļ				┝┥		+	+ +		625595		ļ
	20	2	1962F	├ ─-{	19.6K	+	+		625487		
1	19	6	1822F	<u> </u>	18.2K	+	+		625468		
	18	2	1742F		17.4K	- -	4		625450		
1	17	3	1002F	<u> </u>	10K	1	<u></u>	1	625288		├ ────
ļ	16	1	RN60D1210F		STOR 1210 1/			CORNING	624086		
	15	1	RC20GF470K	RESI	STOR 470 1/2			AB	604175		<u> </u>
-	14	3	RCD7GF473K	┣	47K 1/4	<u>π 11</u>	u%	4	602536		Į
	13	1	563K	$ \downarrow \downarrow$	56K				602648		l
	12	2	333K	 	33K		<u> </u>	H	602612		ł
ļ	11	5	103K	┠	10K		<u> </u>		602540		
	10	1	472K		4.7K				602492	ļ	
ļ	9	1	332K	L	3.3K				602468		l
	8	2	152K		<u>1.5</u> K				602396	L	
[7	5	102K	<u> </u>	1K			4	602372		
	6								L		
	5								ļ		L
	4							1	L	L	L
[3	1	680k		680	1	r	1	602204		L
	2	1	RC07GF220K		STOR 220 1/4	W ±1	0%	AB	602132		L
	1	1	N01343B	PC B				FEC	L		·
	ITEM	AEG D	PART NO		OTSCRIPTION	*		MFR	MATL SPEC OR CAT PART NO	FINISH	FINISH BPEC

LIST OF HATERIAL

•

Figure 7-6. Parts List



1

(

(

(

Figure 7-7. Power Supply Board Subassembly D2962C

ſ	60		I								
L I	29		ŀ	~							
t	58					-					
t	57										
t	56	1	RC32GF101K	RESI	STOR 1000 10 10%	A	B	606175			
1287	55	2		WASH	ER, NO.6 FLATx1/64 TH	k	SST	404891			
ŀ	54	A/8			A NHT WIRE	AI	PHA				
- F	53		20985-65-1		SISTOR INSULATOR		TAL CR	AFT 080858		•••••••••••••••••••••••••••••••••••••••	
ŀ	52		70F223A1		E-2.2 MH		LLER	760025			
ŀ	51		1416-6		ER LUG		ITH				
- F	50		2155		R WASHER		ITH	242756 404963			
- 1	_		2122			SS					
-	49	2			HEX 6-32x1/4 AF	23	1	403035			<u>├</u>
- F	48	2			HEX 4-40x1/4 AF	H		403030			<u> </u>
Ļ	47	4			HEX 2-56×3/16 AF			403010			<u> </u>
-	46	1		WASH	ER 6 SPLIT LOCK	Н		404895		L	I
	45	2			4 SPLIT LOCK	-		404880			ļ
1	44	2			4 FLAT x1/64 THK.			404876			
1	43	4			ER 2 SPLIT LOCK	-		404861			I
L	42	1		SCRE	H 6-32×1/4 FH		-,	404359			1
1	41	2			6-32×1/2 BH	-		404385			
1	40	2			4-40×1 8H			404246			
[39	4		SCRE	# 2-56×3/16 BH	55	T	404010			
1	38	A/R	46410	GRIP	LET	BE	RG		L		L
1	37	5	2331272-1	MINI	INSERT	Al	IP	247065			
- 1	36	8	A919	EYEL	ET	ST	IMPSON				
1	35	4	2059	EYEL	ET	51	IMPSON				
ł	34	11	S-6064	EYEL	ET	US					
1	33	4	M93-102ET	STAK	E PIN FEMALE	8	CHAIN	744555			
	32	8	R62-3ET	STAK	E PIN MALE	8	CHAIN	744550	1		
	31	4	1246-11		DOFF	CT		683168			
	30	3	1246-9		DOFF	CI		683140			
ł	29	1	251-06-30-16		NNECTOR		NCH	241625			
Ì	28		6020-28A	CLAH			GAT	184487			
ł	27	ĩ	6018-63A	CLAN			GAT	184470			
	26	+1	TM2723		SFORMER		ANS. IN				
-	25	1-î	46206LFR5-64		WITCH		I/CR		64" PC. T	ERM. 725100	
	24	2	1N4753A	DTOD		M		040819	193	Chill Found	
1	23	4	1N4004	DTOD		H		040572	t		t
1	22	1	SN72723	INT		T		060429	+		
- 1		_	LM741CN	INT		N		060140	<u>+</u>		t
	21	1				R		080550	<u>+</u>		
		1	2N3055		ISISTOR	HI		080469	<u> </u>		
	19	1	2N2219A		ISISTOR			080469	t		
	18	4	2N2222		ISISTOR	N/			<u> </u>		──┤
	17	1	390238G050JT		PACITOR 2300MFD 50V		RAGUE	023590			tl
	16	1	066HL581T075	P	580MFD 75V		NGAMO	023464			├
	15	1	TE-1307		SONED SOV		RAGUE	023345	<u>+</u>		+
	14	1	00-501		500PF 1KV	CF		021210	<u> </u>		<u>+</u>
	13	1	835X5V0502Z		PACITOR . 005MFD 100V		IE	02148D		l	+
	12	1	72PR2K		NTIONETER 2K		CKMAN	627219	I	<u> </u>	+
41	11	1	RC326F821K	RESI	STOR 8200 18 10%	A		606375	<u> </u>	l	+
	10	1	4567		180 5# 5%		MITE	622272	<u> </u>		
	9	1	RN60D1472F		14.7K 1/2N 1%		RNING	624375	l		<u> </u>
	6	2	RN6001002F		10K 1/2N 1%		RNING	625288	ļ		
	7	1	RN60D4021F		4.02K 1/2W 1%		RNING	624760	ļ		
	6	2	RCO7GF272K		2:7K 1/4H 10%	A	1	602432	l	L	<u> </u>
	5	2	102K		1K	U		602372	L	L	
	4	1	2R7K		2.70	U		602012	L	L	
	3	2	RC07GF222K	RESI	STOR 2.2K 1/4W 10%	A	1	602420	1		4
	2	1	C2951	HEAT	SINK	FE	C		L		1
	1	1	N01318A	P.C. B	DARD	FE	C				1
	ITEM		PART NO		DESCRIPTION	Γ.	HER.	MAT & SPEC BR	FINISH	FINISH SPEC	CK7 87H
		*******	4		LIST OF HA						
	L										

NOTES:

.

1.	SCHEMATIC REF. D2961
2	UNLESS OTHERWISE NOTED DRILL ALL HOLES
	INT, CIR.'S REQUIRE NO.68 (.031) DR.
	NO.55 (.052) DR 5 PLACES FOR ITEM 37 AND 11 PLACES FOR ITEM 34
	A NO.51 (.057) DR 8 PLACES FOR ITEM 32
	ND 43 (.089) DR 4 PLACES FOR ITEM 33
	ND.49 (.073) DR 6 PLACES FOR ITEM 25, 4 PLACES FOR ITEM 35 & 2 PLACES FOR ITEM 11
	🖄 NO.38 (.101) DR 4 PLACES FOR ITEMS 27 & 28
	(C) NO.30 (.128) DR 2 PLACES FOR ITEM 26 AND 8 PLACES FOR ITEM 36
	ND.11 (.191) DR 3 PLACES FOR ITEM 30 AND 4 PLACES FOR ITEM 31
♪	INSTALL ITEM 37 BEFORE ASSEMBLY. INSTALL ITEMS 32 & 33 (STAKE PIN) BEFORE ITEMS 30 & 31 (STANDOFF)

ţa.

A ITEMS 10, 11 AND 56 TO BE RAISED 1/8 ABOVE BOARD PRIOR TO SOLDERING.

Figure 7-7. Parts List



(

(

			- 1					
28					WICHER C THE FOOTH	0.07	10.1007	
	1	1	1	46.410	WASHER, 6 INT TOOTH	SST	404893	
27	10	10	10	46410	GRIPLET	BERG	105 700110	
26	2	2	2	275.125	FUSE PICO		JSE 368110	
25	1	1	1		SCREW 6-32×5/16 BH	SST	404369	
24	1	1	1	1246-15	STANDOFF	CTC	683224	
23	1	1	1	B2075	HOLD DOWN CLIP	FEC		
22	2			066HL301T10		SANGAHO	023398	
21	2			RC42GF103K	RESISTOR 10K 2W ±10%	AB	608508	
20	1			TM-2178	TRANSFORMER	TI	765678	
19		1		TM-2179	TRANSFORMER	TI	765679	
18	A/R	A/R	A/R	SST1	CABLE TIE	PANDUIT		
17	2	2	2		NUT HEX 4-40×1/4 AF	SST	403030	
16	2	2	2		WASHER NO.4 INT TOOTH	PHOS BRZ	404878	
15	2	2	2		WASHER NO.4 FLAT	BRASS	NI.P.	404876
14	2	2	2		SCREW 4-40×5/16 LG FL HD	SST	UNDERCUT	404202
13	$\frac{1}{1}$	1	1		SCREW 4-40x1" BD HD	SST	404246	
12	$\frac{1}{1}$	1	1		SCREW 4-40×1 3/8 LG FL HD	SST	404265	
11	i	1	1	8706	SPACER	SMITH	683890	
10	2	2	2	1300-10	STANDOFF	СТС	683462	
9	2	2	2	PN46N.062	FLUSH NUT	PMP	403575	
8	17	7	7	\$6064	EYELET	US	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	
7	8	8 .	8	2059	EYELET	STIMPSON		
6	<u> </u>	2	2	066HL581T07		SANGAMO	023464	
5	4	4	4	1N4004	DIODE	MOT	040572	
4	4	4					608585	
		2	2	RC42GF682K	RESISTOR 6.8K 2W 10%	AB		
			1	TM2856	TRANSFORMER	TRAN.INC	, 766290	
2	1	1	1	C2368	CHASSIS	FEC		
1	1	1	1	N0829B	PC BOARD	FEC MATLOR	MATI SPEC OP	
ITEM	REQ	REQ	REOD	PART NO	DESCRIPTION	MER	MAT L SPEC OR CAT PART NO	FINISH

(

Figure 7-8. Optional Loop Power Supply Board Subassembly C2324D

1

(

(

ĺ



1

T

Figure 7-9. Front Panel Switch Board Subassembly D3097C

ANSLEY 366010 MER MATL SHEEL FINISH

F.H.S

ent the

29 1 .100F401S2A12 FLEX STRIP 2" 12

ITRA REGE THAT NO CASCILIPTION



 \bigcirc

-12	-11	-10	-9	- 8	-7	-6	-5	- 4	-3	·2	-1										
	- 1												1		· · · · ·		1				
													-				t				
																	<u> </u>	-			
																	<u> </u>				
_													<u> </u>		 		·				
_										_		-		[+				
													L		ļ		_				
													L		I						
															1						
_															1		1				
																	1				
															1		<u> </u>				
		-										45		RN5501402F	RESIG	TOR 14 K	COR	VING	625358	A	
	1				-							44		RN5505901F	1.0010	5.9K	1		625045	- <u>P</u>	
				I								43		PN5505490F		549	+ 1		624164	£	
	1.							<u>├</u>				42			<u> </u>	23.7K	<u>∤</u>		625565	н	
				ļ				 						RN 5502372 F	ļ		ł			n	
	1			ļ				ļ				41		RNGOD4421F		4.42K	–		624821		<u> </u>
	1							ļ	L			40	L	RNSSDIODIF	L	1K	+		624299		8
]	1											39	L	RN55D8871F		8.87K			624236		P
	1						L	L				38	L	RN60D3481F		3.48K	1		624680		G
	1											37		RN 5503240F		324.	1	<u> </u>	624144		н
		1										36		RN55D4021F	RES	STOR 4.02K 1/4W 1%	CORN	ING	624790	н	
		1										35		BN5502001F	REST	STOR 2.00K 1/4W 1%			624481	0	
		1										34		RN5504991F	RESI	STOR 4,99K 1/4W 1%			624891	A	
		1			t		1					33		RN55D2491F		STOR 2.49K 1/4W 1%			624570		ß
		1					t	<u>+</u>				32		RN55D6041F		STOR 6.04K 1/4W 1%			625053		<u>م</u>
		1						÷				31		RN55D3011F		STOR 3.01K 1/48 1%			624613		
		-±	3				+					30		RN5505491F		STOR 5.49K 1/4W 1%	CORN	THE	625025	AAH	0
					·												LONN	INU	624821	<u>ε</u>	B&H
			3	<u> </u>	ŧ							29		RN55D4421F		STOR 4.42K 1/4W 1%				0	
			3	<u> </u>	ł			ļ				28		RN55D2741F		STOR 2.74K 1/4W 1% STOR 3.32K 1/4W 1%	CORN		624590		A & G
				3				ļ						RN55D3321F	RESI		LONK	100	624641	A & H	0
				3		L	ļ	L	L			26	L	RN55D7680F		7680 1/48 1%	1		624231	Ę	B&H
				3	l		L					25		RN55D1651F	I	1.65K 1/4N 1%			624430	D	ALG
					3		L	1				24		RN5506651F	RESI	STOR 6.65K 1/4W 1%			625095	ABH	<u>D</u>
					3		1		1			23		RN5501502F		15.0K 1/4N 1%			625377	E	<u> </u>
					3		1					22		RN55D3321F		3,32K 1/4W 1%			624641	D	3 A
1					T	3	1					21		RN5504531F		4.53K 1/4W 1%			624835	A&H	D
				[1	3	T	F				20		RN5501401F		1.40K 1/4W 1%			624375	E	BŁ
					1	3	1	1	1			19		RN5502261F		2.26K 1/4N 1%	1		624541	D	A Ł
				t	1	Ť	1	1	1			18		RN5503321F		3.32K 1/4N 1%	1		624641	E	
				t	t		$\frac{1}{1}$	1				17		RN55D2321F	<u> </u>	2,32K 1/4N 1%	1		624550		н
				t	t		3					16	<u> </u>	RN5504991F	t	4,99K 1/4N 1%	1		624891	AZH	0
				+	+		1		+			15		RN55D2741F	t	2.74K 1/4h 1%	+		624590		
				t	t		3	 	 				ł		+	2.49K 1/4H 1X	+		624590	D	A L
				<u> </u>	+		1-2-	+				14		RN5502491F	+		+				
				ł	ł		 	3	ļ			13		RN5505231F		5,23K 1/4W 1%	+	<u>+</u>	625014	A&H	0
		3		ļ		ļ	+	3	 			12		RN55D3013F	+	301K 1/4N 1%	+	1	625996	E	В.
				l				3				11		RN55D2611F	ł	2.61K 1/4N 1%	+		624583	D	A &
				1	1	L			3	L		10	ļ	RN55D1002F		10.0K 1/4N 1X			625270	A & H	D
				1	1			1	3			9		RN5505111F		5.11K 1/4N 1%	1		625010	Ε	B.4
				1	1				3			8		RN5504991F		4.99K 1/4W 1%	1		624891	D	A A
				1	1	T	1	1		3		7		RN55D1332F		13.3K 1/4N 1%			625343	A & H	D
				1	1		1	T	[3		6		RN55D5111F		5.11K 1/4W 1%	T		625010	Ε	B &
				1	1		t	t		3		5		RN55D6651F	1	6.65K 1/4W 1%	1		625095	D	A. 6
				+	t	<u> </u>	1	1	1		1	4		RN55D6651F	1	6.65K 1/4W 1%	t		625095	E	84
		~~~			+		+	+			3	3	<b> </b>	RN55D8251F		8,25K 1/4N 1%	t	t	625208	D	A 4
					<del> </del>		<u>+</u>	+	+		3	2		RN55D1652F	DECT	STOR 16.5K 1/4W 1%	000	NING	625208	ATH	
	-			+	+		1	1-												A & R	<u> </u>
	2	-10	2	2	2	2	2	2	2	2	2	1		800-032	110 P	IN HEADER	SPEC	0.0	248107 MATL SPEC OR CAT PART NO		
				-8	47	-8	-5	-4	-3	-2	-1	STEN	REGO	PART NO		DESCRIPTION				Z ?	23

FOR RESISTOR POSITIONING SEE COLUMN MARKED ZI & Z3 IN BILL OF MATERIAL.

2. FOR SPECIFICATIONS SEE INPUT BANDPASS FILTER SELECTION GUIDE A0521.

ę.

3, SCHEMATIC REFERENCE D3738.

# Figure 7-10. Input Active Bandpass Filter Assembly D4029E

-11	1100 Hz	850Hz	1350 Hz	TO	2450 Hz						
-10	1050Hz	850Hz	975Hz	TO	2025Hz						
- 9	900Hz	850Hz	1250Hz	TO	2150Hz						
- 8	2500Hz	1400Hz	3000Hz	то	4500Hz						
- 7	750Hz 650Hz		850Hz	TO	1600Hz						
- 6	1100Hz	1000Hz	2000Hz	то	3100Hz						
- 5	1000Hz	850Hz	1500Hz	TO	2500Hz						
- 4	950Hz	850Hz	950Hz	TO	1900Hz						
- 3	500Hz	425Hz	765Hz	TO	1265Hz						
- 2	370Hz	340Hz	630Hz	TO	1000Hz						
- 1	300Hz	170Hz	500Hz	TO	800Hz						
FIL NO.	0. 2 348 BANDWIDTH MAXIMUM SHIFT USABLE FREQUENCY RANGE										

NOTE:

.

Generative States and a space operation

1. ASSY DWG. D4029.

2. SCH. DWG. D3738.

Figure 7-11. Input Active Bandpass Filter Selection Guide A0521D

NOTES:

(

- 1. SCH. REF. C3308.
- 2. UNLESS OTHERWISE SPECIFIED DRILL ALL HOLES NO55 (.052) DR. & INSTALL 46410 GRIPLETS.
  - NO.60(.040) DR. 6 PLACES & INSTALL TRANSISTORS.
    NO.68(.031) DR.- 6 PLACES & INSTALL I.C. ANO.30(.128) DR. 4 PLACES & INSTALL STANDOFFS.
- 3. INSTALL STANDOFFS ON COMPONENT SIDE & SOLDER ON TRACK SIDE.
- JOG I.C. LEADS.
- AFTER PRODUCTION TESTING, SPRAY ENTIRE P.C. BOARD WITH HUMISEAL TYPE 1B-15. DO NOT SPRAY BANANA PLUGS.



ſ

(

ſ

Real Property

Figure 7-12. Optically Isolated High Level Neutral Keyer Assembly Drawing C3240D

4	117	$\mathbf{\times}$		SCREW 2-56x5/16	T&C	404020		
. 4	16	S		WASHER NO.2 SPLIT LOCK	SST	404861		
	15	2	A10020	INSULATOR	ROSS	080836		
4	14	4	2188-12	STANDOFF	CAMBION	683840		
	13	4	192	BANANA PLUG	SMITH	246321		
1	12	1	4N35	INTEGRATED CIRCUIT	GE	060448		
1	11	1	2N5416	TRANSISTOR	MOT	080889		
1	10	1	2N3439	TRANSISTOR	MOT	080566		
4	9	4	1N4005	DIODE	GE	040594		
3	8	3	1N914	DIODE	MOT	040238		
1	7	1	DD-302	CAPACITOR .003 MFD 1KV	CRL	021390		
	6	1	RC20GF334K	RESISTOR 330K 1/2W 10%	AB	604890		
	5	1	RC07GF154K	RESISTOR 150K 1/4W 10%	AB	602708		
	4	1	RC07GF103K	RESISTOR 10K 1/4W 10%	AB	602540		
$\overline{1}$	3	1	RC07GF271K	RESISTOR 2700 1/4W 10%	AB	602288		
	2	1	RC07GF220K	RESISTOR 220 1/4W 10%	AB	602132		
. 1	1	1	N01452	P.C. BOARD	FEC			
REQI	ITEM	REGD	PART NO	DESCRIPTION	MATL OR MER	MATL SPEC OR CAT PART NO		
-1		STD	TD LIST OF MATERIAL					

Figure 7-12. Parts List

•

### APPENDICES

APPENDIX A

FILTER OPERATING FREQUENCIES

and the second s

CARD	FEC PART NO.	QU	IANT	ITY®	CHG.	DESCRIPTION	MFR.	MFR. PART NO.	REFERENCE DESIGNATOR		TOTAL
CODE	FEG PARI NU.	-5		Γ	CODE	DESCRIPTION	1991 H.	MIR. FART WV.	REFERENCE DESIGNATOR	COST	COST
	626005	2				RES. 309K	5003	A	R39, R40		
	625104	1				RES 6.98K	East				
	625087	2				RES 6.49K	5003				
	627205	6				FOT IK			RZ, R4, R5, R6, R7, R8		
	625817	2				RES. 107K	5003	RN55D1073F	R20, R21		
	625098	1				REG 6.81K	11	11 6811F	RIZ		
	625079	Z				RES. 6.34K	. 11	11 6341F	R19, R42		
	625161	1				RES. 7.68K	11	11 7681F	RIB		
						¢9					
	625811	2				res 100K	11	11 1003F	R14, R15		
	62.5053	1		1		RES 6.04K	11	11 6041F	R16		
	67.4882	1		1		RES 4.87K	1	11 4871F			
		1								1	
	625995	$\overline{Z}$	<b> </b>			RE5.280K	ΎΙ	11 2808F	R30, R31		
	S <u>C</u>			1		· · · ·	,	·			
	625039	Î		1		RES 5.76K	. 11	11 5761F	R3Z		
	··	<u> </u>	╞──								
		<b>†</b>	<b>†</b>	†							
		<b> </b>	<u> </u>	╞──							
	•			<u> </u>							
	······································					<u></u>					
	<u></u>			<u>                                     </u>					· · · · · · · · · · · · · · · · · · ·		
			<u> </u>								
						······································	<u></u>			L	
								. ENG.	NEXT ASSY.	A	REV. <u>A</u>
• KP	ITEM						PROJ	. DRF.	PL-C3916	SHT 7	OF 3分

*,.

© Card	6 FEC PART NO.		_	TY ®	1 UNU.		MF	R.	MFR. PART NO.		REFERENCE DESIGNATOR		TOTAL Cost
CODE	626005	-6 2			CODE	RE5, 309K .	400	3	RT5502021	R39, R40	<b>^</b>		
	625079	4				RES. 6.34K			11 6341F		<u> </u>		<u> </u>
	625039	2				RES. 5.76K			11 5761F		7		}
	627205	1 U				POT. IK				RZ, R4, R5			<u> </u>
The second se	(3L7080	$\left  \right\rangle$				POT. 500-52	11	_	300612-1-501				
	(p25813	2				REG. 105K				R20, R2			<u>†</u>
Supervision and and and and and and and and and an	625053	5				RES. 6.04-K	5003	_	11 6041				
J	625035			<b> </b>		RES. 5.62K			11 5621F				
	625095	$\dot{1}$				REG. 6.65K	500		11 6651F				<u> </u>
┝──╆	<u></u>	<u> </u>					+	†					1
<b>├</b> ──┤	625812	2				REG IOZK	11		11 1023F	R14, R15	tanggang pangang pangang pangan dan kanang kana		[
<b>├</b> ──┦	625045	1				REG 5.9K			11 5901F			·····	
J	625018					RES 5.36K	11		11 5361F			·	<b> </b>
	624879	$\dot{i}$				REG 4.75K	11		11 4751F				<u>}</u>
<b> </b> †													<u> </u>
	624595	2				RES 2.8K	1		11 2801F	R30, R31			1
	625014	-				REG 5.23K				R3Z			
	<i>\(\pu\)</i>									<u> </u>			<u> </u>
+				ļ		······································	-						
<u> </u>						······································							
									•			1	
┠───╉	•									· · · · · · · · · · · · · · · · · · ·			
┠──┤				-						······································			
┝──╂						· · · · · · · · · · · · · · · · · · ·							
┠──┨	<u> </u>							-+					
┢───┤									•				
						Viene and the second				······			
┝──┤									<u></u>	·····			
l			<b>ل</b> ــــا			r.		PROJ.	ENG.	NEXT ASSY.		l	REV. <u>月</u>
• KP	175M							PROJ.			PL-C3916	SHT 2	

ų,

FEC-25-14001

€ CARD CODE	FEC PART NO.	QUAN	TITY®	CHG.	DESCRIPTION	MFR.	MFR. PART NO.	RE	EFERENCE DESIGNATOR		TOTAL COST
CODE		21		CODE		10007	21550212				0001
	625989	2			REG 261K			R39;R40			
	624554				RES 2.37K	11	11 2371F				<b>├</b> ───┤
	624497	2			RES 2.1K	11		R19, R38			
	627080	6			POT 500.12	DOUKNS	30069-1-501	RZ, R4, R5,1	KG, K /, K8		
<b> </b>	10000				12-1-1-0-01	1/1000	12/100005	DIA RIF RO	20 021		<b>  </b>
	625811	4			REG 100K	11		R14, R15, R2	<u>, KLI</u>		
the second s	624550	2	_		REG 232K			R12, R23			
	624542	2			RES 2.26K		11 2261F	R13, R42			<b>  </b>
			<u> </u>	 							
	624494			ļ	RES 2.05K	11	11 2051F	· · · · · · · · · · · · · · · · · · ·			
	<u>624479</u>			ļ	RES 1.91K	11	11 1911F	RZZ			ļ
	625992	2			RES 255K	- 11	11 25531		31		
	624481	1			res 2.0K	11	11 20011	R3Z			
	· ·			ļ							
							3		•.		
									*		
									an a		
	•										
	5 mg										
					· · ·						
			1	/m/ mm					•		
<b> </b>		<u> </u>				PROJ	. ENG.	NEXT ASSY.		i	REV. A
● KP	17534						. DRF.		PL-C3916	A	Sor36
						the second second				and the second sec	15-14001

٠.

CARD	FEC PART NO.	QU	ANTI	۲Y ۴	CHG.		DESCRIPTION	MFR.	MFI	R. PART NO.	R	EFERENCE DESIGNATOR		T TOTAL T COSI
A CONTRACTOR OF THE OWNER		-22	<b> </b>		CODE			10000		PP () 01 10-	000 010			
	625989	2					261K				R39, R40			
	67.4542	2					2.26K				R12, R28			
	624481	2	<b></b>				2.0K	11	11		R19, R38			
	627080	6				101	500_N_	- BOUKKY	230	127-1-501	R2, R4, R5,	KG, K 7, K8		
	675811	4				RE5	100K	5003	3 RNS	5501003F	R14, R15, F	220, R21		1
	624499	1				RES	2.15K	. 11		1 2151F				
(	624538	2				RES	2.21K			2211F	R23, R42	,		
and the second se	614475	2					1.96K	11	í		R16, R32		1	
	674465	1				RES	1.82K	11	11		RZZ			
	625990	2				RES	249K	11	11	2493F	R30, R31			+
									1					
								·						
	•													1
									+					+
	-								1					
									+					
							····			<u>γ</u>				
									DJ. ENG		NEXT ASSY.		<u>a</u> 1	REV. <u>A</u>
• KP	ITEM				and commen			PR(	)J. DRF.	·		PL-C3916		29 1400

٢.

for a second second second

Provenue

----

----