37 KEYBOARD SEND-RECEIVE (KSR) TELETYPEWRITER SET

FOR SWITCHED NETWORK SERVICE

WIRING DIAGRAM AND CIRCUIT DESCRIPTIONS

	CONTENTS	PAGE
1.	GENERAL	. 1
2.	WIRING DIAGRAM INDEX (ATTACHMENTS)	. 1
1.	GENERAL	e viĝi.
1.01	This section is issued to provide and schematic wiring diagrams a	
taile	ed circuit description information for	
	poard Send-Receive (KSR) Teletype	
•	(Figure 1).	
1 00	N-1	
1.02	Notes are included on the diagram explain the symbols used or points.	
cert	ain special conditions that shou	
	erved.	
		3
1.03	Most wiring diagrams (WDs) and descriptions (CDs) in this section	
part	of one or more wiring diagram page	

which are <u>not</u> a part of a basic set or logic card WDP are <u>listed</u> separately in the index in numerical order.




Figure 1 - 37 KSR Teletypewriter Set

2. WIRING DIAGRAM INDEX (ATTACHMENTS)

(WDPs). A complete listing of these WDs and CDs is found on the attached WDP control sheets, and a numerical summary is included in the wiring diagram index. Other WDs and CDs

DRAWING NUMBER	ISSUE NUMBER	TITLE
Wiring Diagram Packages	**************************************	
WDP0118	10	Basic Wiring Diagram Package for 37 RO, KSR, and ASR Sets. It includes the following WDs and CDs: 8352WD 8360WD 8353WD 8361WD 8358WD 8365WD 8358CD 303150 8359WD

Printed in U.S.A.


WIRING DIAGRAM INDEX (continued)


DRAWING NUMBER	ISSUE NUMBER	TITLE
Wiring Diagram Packages		
WDP0126	11	Wiring Diagram Package for Circuit Card Set TP332595 (KSR). It includes the following WDs and CDs: 7856WD 8388CD 8369WD 8389WD 8370WD 8389CD 8371WD 8773WD 8371CD 8773CD 8374WD 303149 8374CD 322044 8376WD 322047 8376CD 322050 8377WD 322059 8377CD 322062 8383WD 322067 8383CD 322068 8387WD 322070 8387CD 322304 8388WD
Other Wiring Diagrams and Circuit Descriptions 7828WD 7874WD 8362WD 8363WD 8364WD 8500WD	7 7 3 2 3 1	Motor Unit — Actual Base — Actual Typing Unit (37P001/001/AA and 37P001/001/AB) — Actual Function Box (TP319655, TP319776, TP319875) — Actual Typing Unit (37P001/001/AD) — Actual Keyboard — Actual and Schematic


		BASIC WIRING DIAGRAM PACKAGE FOR MODEL 37	T 1		1	-	1	;	1						104	N #		11 14	105	0											_
DRAWING NO.	SHEET NO.	DESCRIPTION	<u> </u>	2	3	4	5	6	+	8	1	10	11	12					ABE		19	20	21	22	23	24	25/2	26/2	27/2	28	2
8352WD	ICR	Schematic-Model 37 KSR/ASR (EIA)		1		1	-	-	1	ı		2																			
8352WD	1	Schematic-Model 37 KSR/ASR (EIA)	1	1		ı	1	1	ı	ı	ı	1					100		1												_
8352WD	2	Schematic-Model 37 KSR/ASR (EIA)	1.	1	1	1	1	ı	1	ı	•	2									·										_
8352WD	3	Schematic-Model 37 KSR/ASR (EIA)	1	1	ł	1	1	, –	1	1	1	ı																			
8352WD	4	Schematic-Model 37 KSR/ASR (EIA)	1	1	k	ı	1	1	ı	ı	ı	2																			
8352WD	5	Schematic-Model 37 KSR/ASR (EIA)	1	1			1	ı	ı	ı	ı	2																			
8358WD	ICR	Schematic-Power Supply (327803)	1	1	1	ı	1	ı		ı	1	1																			
8358WD	1	Schematic-Power Supply (327803)	3	3	3	3	3	3	3	3	3	3																			
8360WD	1	Schematic-Utility Strip	1	1	1	1	1	١	2	2	2	2																			
8353WD	ICR	Actual-YESU805,807,809	1	1	,	1	2	2	2	3	4	4																			
8353WD	1C	Actual-YESU805,807,809	1	1	1	1	2	2	2	2	2	2																			
8353WD	2C	Actua1-YESU8 0 5,807,809	1	1	1	ı	1	-	1	ı	1	1																\perp		\perp	
8353WD	3C	Actual-YESU805,807,809	1	1	1	1	ı	ı	1	1	1	1										ightharpoons						\perp	\perp		
8353WD	4C	Actua1-YESU805,807,809	1	1	<u> </u>	1	ı	1	1	ı	1	1																			
8353WD	5C	Actual-YESU805,807,809	1	1	1	1	1	1	1	1	1	ı														\Box					
8353WD	6C	Actua1-YESU805,807,809	1	1		1	1	1	1	1	1	1															\perp			\perp	
8353WD	7C	Actual-YESU805,807,809	1	1	<u> </u>	1	1	١	1	ı	ı	1														\bot	\perp	\perp	\perp	\perp	
8353WD	1X	Actual-YESU805,807,809	1	1	1	1	2	2	2	2	2	2															\bot	\perp	\perp	\downarrow	_
8353WD	2 X	Actua1-YESU805,8 0 7,809	1	1	1		2	2	2	2	2	2														\perp	\bot	\perp	\perp	\downarrow	
8353WD	3X	Actual-YESU805,807,809	1	1	1	1	2	2	2	2	2	2														\bot	\perp	\perp		\perp	
8353WD	1	Actual-YESU805,807,809	1	1	1	1	2	2	2	2	2	2										$ \bot $					\perp	\perp			
8353WD	2	Actual-YESU805,807,809	1	1	1	<u></u>	2	2	2	2	2	2															\downarrow			\bot	•
8353WD	3	Actual-YESU805,807,809	1	1	1	1	2	2	2	2	2	2																\perp		\downarrow	
8353WD	4	Actual-YESU805,807,809	1	1	1	!	2	2	2	2	2	2															\perp				_
8353WD	5	Actual-YESU805,807,809	1	1		1	2	2	2	2	2	2																			
8353WD	6	Actual-YESU805,807,809	1	1	1	1	2	2	2	2	2	2											,				\perp			\perp	_
8353WD	7	Actual-YESU805,807,809	1	1		1	2	2	2	2	2	2																			


						1	1		1		,				10	Ci II	-	AI II	ABE	Ď										
DRAWING NO.	SHEET NO.	DESCRIPTION	 	2	3	14	5	6	7	8	4	10	11	12	_						19	20	21	22	23	241	25 2	62	7 25	3/2
353 W D	AV	ACTUAL _ VECU 905 907 909		Ē	Ť	Ė				2			Ť	,							-				-			7		T
5353WD	47	ACTUAL-YESU 805, 807, 809							_																					
																								_		\sqcup	_	_		\downarrow
359WD	1	Actual-Power Supply (327803)	2	2	2					1 1	-	\vdash											-	_		\vdash		_	\downarrow	\downarrow
361WD	1	Actual-Utility Strip	1	1	1	2	2	2	2	2	2	2												-		\vdash		+	+	+
365WD	ICR	Analysis Chart-Control Panels	1	1	1		ı	4	4	4	4	5															+			+
365WD	1	Analysis Chart-Control Panels	1	1	2	3	3	4	4	4	4	4																		\int
365WD	2	Analysis Chart-Control Panels	1	1	1	2	2	3	3	3	3	3																		
365WD	3	Analysis Chart-Control Panels	1	1	2	3	3	4	4	4	4	4																		
365WD	4	Analysis Chart-Control Panels	1	1	1	2	2	3	3	3	3	4																		1
365WD	5	Analysis Chart-Control Panels	1	1	2	2	2	3	3	3	3	4								_	_	_	_	\perp		\coprod	\perp	\perp	\perp	\downarrow
				_	-	-	-			_										_	-	-	-	\vdash	<u> </u>		+	+	+	+
				_	-		<u> </u>			_												-	\vdash	+	<u> </u>	H	+	+		+
03150	1	Circuit Card-Power Supply Regulator	3	3	3	3	3	3	3	3	3	4																		\downarrow
			· · ·	L	-	+	 .	<u> </u>		_	-	-						-	-	-	-	-	\vdash	+	_	H	+	+	+	+
					+		 			-	-	-	-					-			-	-	\vdash	-		\prod	+		+	+
																														1
358WD	CDO- CD7	Circuit Description-Power Supply (327803)	1	1	. 1	1	1	1	1	1	1	ı										-			_		\perp		\perp	
				-	+	-	-					-		_					_	_	-	-	+	+	-	H	\dashv	+	+	+
						-	-						-	-					-				-	-	-		\dashv	+	+	+
											Π																T			


		1	SS	UE		CC)N°	TR.	OL		RE	ECC	OR	D			M	DP	;	. 83	5
SHEET	1	<u> </u>		-					SS	SUI	E					E			RE	VISIONS	API
NO.	2	3	4	5	6	7		9	_	_	12	13	14	15	16	17	18	19	d TH	IIS CONT	RO
1	1	1																3	ij	12-3-0	58
2	1	T														T				-	93
3	1																		1	<u></u>	
	X																	1	1		
5	K	1		\vdash		<u> </u>									 			<u> </u>	1		
																			1		
	╀			_	_			-		_								_			
																	_		}		
				_															1		
-	+	\vdash	_	-	<u> </u>	-	_	-	-		┼			-	-			_	1		
																			1		
	$oxed{\Box}$]		
	+	1	\vdash					<u> </u>	_	_	\vdash							_	1		
	+		_				_		_		-				_	_		_			
	\pm		\vdash	$oxed{T}$							\vdash								1		
		<u> </u>	-																1		
		-	_			_	-			-				-		_			1		
-	上																		15	SSUE (C
	+	+	 		_		<u> </u>		<u> </u>	ļ	\vdash			_					- 311	SCHE	_
	_	1	\vdash							_							<u></u>	-		RING I FO	D
																			MOI	DEL 37 (YESU80	
	+	-	-	_		-			-	-	 			_			ļ		-		
								_											1		
	+	-																<u> </u>	W2	unen de	_
	+	+	-				-			_		-			-	_		<u> </u>	DRAWN	MBER 83	_
	1	1														<u> </u>			ENGD.	TELE	
	+-	+	-	-	 	<u> </u>	<u> </u>			-			ļ								-
		1	<u></u>	1		<u> </u>	<u> </u>	L		<u> </u>	<u> </u>		<u> </u>	<u> </u>		<u> </u>		<u> </u>	1	83	Ę













		T							C										_		3 WI
NO.	NOTES	SUPPORTIN		CONTENTS	SHEET NO.	L			•		 -	SSU	L	11.	41.6	Jie	1			REVISIONS APP THIS CONTROL	LYING RECO
-		INFORMATIO	Y				+		•	-	9	10 1	12	15 1	- 1	16	117	18	19	SOUR DATE 9-25-68	AUT
		CATEGORY	NO.	SCHEMATIC POWER SUPPLY AND REGULATOR	1	Y	+	\vdash	_	+	+	+	+	+	+	+			-E		
				REGULATOR	<u> </u>	╂┼	+	\vdash	_	+-	+	+	+	+	+	+	\vdash	+	+		I
					CDO		+	+	\dashv	+	+	\dashv	+		+	+			_		
				arnaura procedinaron	CD 1	1 +	T	H	+	+	+		1		\top	+			\neg		
				CIRCUIT DESCRIPTION SECTION I	CD 2	T	\dagger			\top			1		\top	1			\exists		
۱			į	GENERAL REQUIREMENTS SECTION II	CD 3	11	1	\Box		\top	\Box										
l				THEORY OF OPERATION	CD 4										T				\exists		
ı					CD 5																
١					CD 6																
					CD 7																
						\sqcup		\sqcup		\perp	\sqcup		_		\perp				\Box		
						$\bot \bot$	\bot	\sqcup		1	\sqcup	\perp				1_			\Box		
ı						$\bot \bot$						_	4		\bot	-		_	_		
1						1-1-		$\downarrow \downarrow$	-	_	1				\bot	-			_		
						++	+-	\vdash		+	\vdash	\perp	+-	\vdash	+	╂	Щ	_	_		
						+	+	\vdash	-	+	++		-		\bot	╁		_	4		
						+	-	+	\dashv	+	+		+	++	+	+		\dashv			
ı						++	+	+		+	+	-	+	+	+	+	-	-	\dashv		
						++	+	+	+	+	\vdash	_	+	\vdash	+	+			\dashv		
						+	+	+		+	+	\dashv	-	++	+	+		+	\dashv		
						\dagger	+	+	$\neg \uparrow$	+	+		+-	1	+	+			\dashv		
						1 +	+	+		+	$\dagger \dagger$	$\neg \dagger$	+	f	+	+		+	\dashv	ISSUE CO	NTE
				1		1								1 1					_	SHEET	F_
										1			1		1	1			\exists	COHETAT	IO
																				WIRFUR OTA	
																				B.J. 1	ī
																				: 27 · · · · · · · · · · · · · · · · · ·	Þ
						$\bot \bot$														D NUMBER	·
													\perp						_		0./
		·				1					\perp									TELETY	
				*		$\bot \bot$	_				\perp		-							CORPORAT	ON
																				8358	/





			IS	SU	Ε	C	01	T	RO	L	R	EC	OF	RD.							835	3 W	VD
	SHEET						18	SI	JE					_			************	-			REVIS		
. Alba	NO.	2	3	4	5	6	7	8		10	11	12	13	14	15	16	17	18	19	ISSUE	DATE		717-R
	10	X	X																	2	5-9-69 5-20-6	9	717-R
	2C																		-	- 4	6-3-69	99	130-2
	3C	X																					
	4C																						
``	5C	X																					
	6C	X																					
	7 C	X																					
ikiy t	1X	X	X																				
i ·	2X	X	X																				
	3X	X	X																				
	4X	X	X																				
	1	X	x																				
	2	X	X																				
	3	X	X																				
ne-	4	X	X																				
gen.	5	X	X																				
	6	X	X																				
	7	X	X																				
			L.,																				WDP
																		_		166	UE CO	L	
																			\Box		ET_1		
						•															UAL WI		
y																				DIA	GRAM F	OR	
k in																		_		UNI	CTRICA TS YES	L SE	RVICE 5. 7.9
														\Box	_	_	_				APPRO	VA	LS
													_								NDR	E	of M
																				L	Om	_	1
																				E-NUN	BER		
																				PROD	NO. 83	53WD	
96 (p): -																				DATE :			
											·										LE NO.	(H
es :																				DRAW	MR	CHKD, APPD.	
of Uses,																				TE	LE	ΓΥ	PE
												•								С	ORPOR	ATI	ON
TC482 (II-65)																					839	53 W	/D

8353WD Issue Page 1C of 7C

SEE ISSUE CONTROL RECORD FOR COM-PLETE LIST OF SMEETS COMPRISING THIS W.D.

1. PAGE NUMBERING

This WD consists of three sections: the issue control (and notes), the network listing index pages, and the network listing pages.

Page 3 of 4 means the third page of 4 issue control sheets.

Page 2X of 11X/30 is the 2nd page of 11 index pages in a WD having 30 total pages.

Page 10 of 15/30 is the 10th of 15 network pages in a WD having 30 total pages.

2. ISSUE CONTROL SHEETS

The issue control sheets contain the release information and notes pertaining to the WD.

3. NETWORK LISTING INDEX

The index pages list components and pin designations in alphanumeric, alphabetical and numerical order and indicate the number of the network (net) in which each appears.

4. NETWORK LISTING

15

All pins with the same network listing number are electrically common. Any pin is connected to the pin listed immediately below (see sample net 0001). Where a pin is connected to two succeeding pins, one of the following pin designations will be indented, thereby indicating that the original is connected to the pin below it and to the indented pin (see sample net 0002). Where a pin is connected to more than two succeeding pins, additional indented columns will be used. The original pin is connected to all the pins at the end of the columns of dots and to the indented pin immediately below, (see sample net 0003). There is no direct connection between a pin and one listed below and in a column to its left.

5. Issue 2 added the following wires:

FROM	<u>TO</u>	FROM	TO
XZ304-34	TB111-K15	XZ104-8	XZ105-B24
XZ304-32	Z103-B27	XZ303-31	XZ103-B5
XZ304-29	TB111-E12	XZ303-32	XZ103-B29
XZ104-4	XZ103-B14	XZ303-34	TB111-D13
XZ104-6	XZ102-34	XZ405-34	TB111-F18
XZ104-7	XZ103-B16	XZ109- 14	TB111-E20

NOTE: REVISION INFOR-MATION MUST ALSO BE REFLECTED ON THE ISSUE CONTROL RECORD, WHICH IS A PART OF THIS DRAWING.

WDP



ISSUE CONTROL

ACTUAL WIRING DIAGRAM FOR ELECTRICAL SERVICE UNITS YESU805, 7, 9

nring Diagram	ISSUE	USED ON	DATE	~~~		
8353 WD	1	MODEL 37	6/30/68	PAGE	20	7 0


SAMPLE NETWORK (ARROWS SHOW CONNECTIONS)


SEE ISSUE CONTROL RECORD FOR COMP PLETE LIST OF SHEEN COMPRISING THIS W.D.

M	PLE NET	WORK (ARROWS SHOW CONNECT)
	Net	Component Pin
	0001	TB5001 A 1
	0001	тв5009 н 9
	0001	TB5011 A 1
	0002	тв5001 В5
	0002	BB5001 C 1
	0002	. TB5002 B 6
	0002	PS5002 J 3
	0002	. TB5001 D 2
	0002	. TB5002 C 6
	0002	. TB5002 A10
	0002	TB5001 K 5
	0002	TB5011 B 5
	0003	TB5011 B 6
	0003	TB5012 B 5
	0003	• TB5014 A 8
	0003	• • • TB5014 A 2
	0003	• • TB5014 B 5
	0003	• TB5014 B 6
	0003	• TB5014 D 3
	0003	• TB5014 E 9
	0003	TB5009 E10


WOP

NOTE: REVISION INFOR-MATION MUST ALSO BE REFLECTED ON THE ISSUE CONTROL RECORD, WHICH IS A PART OF THIS DRAWING.





REFER TO PAGE 3C	FOR NOTES				TB III	SIGNAL					NOTE: REVISION INFORMATION MUST ALSO BE REFLECTED ON THE ISSUE CONTROL REC- ORD. WHICH IS A PART OF THIS DRAWING.	
		A I P	<u>В</u> D	C MESSAGE AVAILABLE (MA)	SEND MESSAGE	READY (F)	F PRESENT CHARACTER (PC)	CHARACTER AVAILABLE	RUN	MANUAL STOP	AUTOMATIC STOP	REVISIONS
				(MA)	(SM)	READER		(CA)				1 12-6-68 15
	2 3	2 A	A			·					READER LOCAL	
	3	s R	т	MESSAGE AVAILABLE (MA)	SEND MESSAGE (SM)	READY (R) ANSWER	PRESENT CHARACTER (PC)	CHARACTER AVAILABLE (CA)	START	BLIND		
	4	1 А	A	SELECTABLE	RECEIVE MESSAGE	READY (R)	DATA (D)	EOT	FEEDOUT	NORMALIZE	KEYBOARD END OF LINE LAMP	
	5 .	5 L	В			1 011011	NO.1					
	6	6 L	I	BIT I N.C.	BIT 2 N.C.	BIT 3 N.C.	BIT 4 N. C.	BIT 5 N.C.	BIT 6 N.C.	BIT 7 N.C.	BIT 8 N.C.	
	7	7 E	т	CONTROL CHARACTER	SHIFT INHIBIT	AUXILIARY CONTACT N.C.	AUXILIARY CONTACT N.O.	AUXILIARY CONTACT (MESS. AVAIL.)	SHIFT	KEYBOARD REPEAT		
	8	В L	s			KEYB	OARD					
	9	FRAME GROUND	FRAME GROUND		y	CON	TROL PANEL					
	10	+ 5 VOLTS.	+5 VOLTS.				ARRANGEMENTS	AND				
	11	GROUND	GROUND	GROUND			NG INFORMATION	AND		-		
	12	+12 VOLTS.	+ 12 VOLTS.	GROUND			ER TO 8365WD.					SEE ISSUE CONTROL RECORD FOR PLETE LIST OF SHEETS COMPRISE W.D.
	13	+12 VOLTS	+ 12 VOLTS.	GROUND								PAGE 5C 0F7 ACTUAL WIRING DIAGRA
	14	– 12 VOLTS.	-12 VOLTS.	GROUND			MOTOR RELAY BA	BELL (COIL) SE				FOR ELECTRICAL SER UNITS YESU 805,7,
	15	HIGH CURRENT GROUND	HIGH CURRENT GROUND	GROUND	ESC 3	ESC4	ACK	NAK	ЕОТ	ЕТХ	FF	1230 000,1,
	16	CHARACTER DETECTED	SELECTOR MAGNET		·	ENQ	HDX N.O.	FDX N.O.	DCI	DC2		APPROVAL D AND R
	17	SELECTOR MAGNET RETURN	PAPER OUT (PO)	LOW PAPER (LP)		BELL	so		DC3	DC 4		LIC III -
	18	TAB N.O.	TA B N.C. PRINTER	RIBBON MAGNET	AUXILIARY AMPLIFIER MAGNET DRIVER	AUXILIARY AMPLIFIER LAMP DRIVER OUTPUT STUNT	AUXILIARY AMPLIFIER INPUT	·				PROD. NO. 8353 WD DATE 4 -30-68
	19	DATA SET READY (CC)	DATA TERMINAL READY (CD)	SELECTED TO RECEIVE	REQUEST TO SEND (CA)	CLEAR TO SEND (CB)	RING INDICATOR (CE)	TRANSMITTED DATA (BA)	SELECTED TO SEND	DATA CARRIER DETECTED (CF)		P.D. FILE NO. G-A354AA DRAWN W.P.B. CHKD. ENGD. M.J.R. APPD.
	20					MOTOR START DAT	DATA SET MODULATION FAILURE A SET	RECEIVE Data (BB)		ALARM DISCONNECT		TELETYF
												8353W



SEE PAGE 3C FOR NOTES. 8353WD - INDICATES SPARE. CABLE TERMINATIONS ON WIRING FIELD TBIII AND TBIO2 REVISION INFORMATION MUST ALSO BE O -INDICATES TWISTED PAIR. NUMBERS ENCIRCLED INDICATE PAIRS. REFLECTED ON THE ISSUE CONTROL REC-ALL WIRES 24AWG. JINLESS OTHERWISE SPECIFIED AFTER COLOR. ORD, WHICH IS A PART OF THIS DRAWING REVISIONS ISSUE DATE AUTH. NO. KSR SET CABLE R.O. SET CABLE. KEYBOARD CABLE R-T INTERFACE CABLE KSR SET CABLE 12-6-68 19717-R 5-20-69 CABLE NO. 326570 CONT. CABLE NO. 326572 CABLE NO. 327808 (SEE NOTE 9) CABLE NO. 326577 CABLE NO. 326570 (SEE NOTE 10) WIRE DESIG **TBI02** CONN. TERM. WIRE DESIG. TBIII TERM. WIRE DESIG. TBIII TERM. WIRE DESIG. TBIII CONN. TERM TBIII CONN TERM WIRE DESIG CONN P307 W-BR P304 6C W(18) J310 24 W-BR P 304 60 P307 W-BR 18 7F 4 BL. P 307 6 D P 307 6 D P304 J310 19 P 304 BK(18) R-BL 7G 5 6 E P307 3 W-0 P307 3 W-0 5 P302 2 R(20) 9 B P 303 ВК 6 E ID J310 20 BR-BL P 306 14 P 307 W-Y 6 F P307 W-Y TBIII 13B 12B (2) J310 BK -BL BR-S ΙE 21 P307 W-G TBIII 6 G P307 W-G 7 4 TB102 6 G 22 0-G 138 BL J310 W-BL P307 W-BL 138 TB102 BR 6Н P307 6 H 8 3 TBIII 146 IG J310 23 BL-S W-P 6 J P307 W-P TBIII 13B R-Y 6J 130 P304 6 IH J310 32 BL P 307 P307 W-S 6K 8(20) G-S 6K P302 14B P304 3 (10) IJ J310 33 w P307 TBIO2 7C P307 W-BK 7C (10) P304 12 6 (18) J 310 34 14F(4 P307 R-BL 7 D P 307 13 R-BL 7D 13 J310 25 28 W-R 146 (5) TBIO2 ВK P307 10 вк YPC GRD P304 12 G(18) 15C P306 7H 7 F P 304 4 BL 2K J 310 10 BK-S P307 7G P304 7 J 5 3B J310 W-0 15C P303 26 23 7 K P307 12 R-G 7H P307 10 4 B J 310 27 15 D P308 BK WYY 24 12C P307 15 7J P307 J310 R-G 15 E R-0 11 P307 R-Y P307 15 F P308 10 R-BL □ 21 7K 12 R-G 4 D J310 2 BR-G 15 G P308 11 R-G 9B P303 ВК J310 BK-G 4F J310 0-8 P306 15H P 308 12B ② BR-S C 4G J 310 W-R-0 BR-BL 15J P308 P307 15 K P308 13B **④** TB102 4 H J 310 6 W-R-BR 31 138(5) J310 TBIO2 BR 4 J 16 A P306 5 ₹-G. 13D P304 R-Y 5B J310 28 W-G 16B (I) P306 3 16C 3 14B P304 G-S 6 B J310 W-BL P306 29 6 **TB102** 16E P308 12 BK-BL 146 4 R 7B J310 30 W-P 146 (5) TB102 6 88 J310 31 W-S 27 16F P308 R-0 16G P308 26 R-S 15 C P303 G D 21 J310 BR 16H P308 G 15C P306 ВК □ 21 · J310 3 P308 23 D 21 J310 R P308 15 D BR-Y 13 161 17A () P306 15 F P308 24 S D 21 J310 W-R-Y P306 15F P308 17B 10 R-BL 0 21 BK-S J310 W-BK-G W-BK-O D 21 17C P306 13 BL-S 15G P308 11 R-G P308 D 21 J 310 48 Y-G BR 15H P308 8 15 R 17F P.308 35 G-S 15J P308 BR-BL P308 P308 36 0-5 15K 17G 31 P306 BK-Y 17 H P308 20 R-BR 16B (1) P306 W-R-G 17J P308 0 - G SEE ISSUE CONTROL RECORD FOR COM-16C ③ P 306 12 P306 BL-G Y-G 18A PLETE LIST OF SHEETS COMPRISING THIS 16 E P308 12 BK-BL W.D. PAGE 7C OF 7C 18 B P306 BR-G 16 F P308 27 R-0 P306 W-O-BR 18C 2 15 ACTUAL P3 03 16G 19A W-R P308 26 R-S WIRING DIAGRAM P303 20 W-BR 16H P308 G 19B 16 J P308 P303 19 W-S Υ ELECTRICAL SERVICE 190 P303 W-BL 17A (1) P306 0 19 D YESU 805,7,9 W-Y 17B P306 BK-S P303 19 E 17C P306 13 19 F P303 22 W-G BL-S 17E P308 BR P303 W-P 19G 2 17F P308 35 G-S 19 H P303 12 BK-Y 19 J P303 0-5 17G P308 36 0-S 17H P308 20 R-BR W-0 20F P303 21 17J P308 0-6 W-BK 21 20G P303 **APPROVALS** I8A P306/P308 12/30 BL-G 20H P303 13 18B P306/P308 D AND R E OF M O-BR BR-G 20 J P 303 8/29 ☐ 21 ③ P 306 10 BK-0 18C (2) P306 W-0-BR LD m 19A P303 W-R BL D 21 P308 16 19B P303 20 W-BR ВK 15C P308 E- NUMBER 190 19 W-S 190 P303 W-BL PROD- NO. 8353 WD. TB102 WIRE DESIG CONN TERM 19E P303 W-Y 19 F P303 22 W-G W (18) P304 DATE 8-27-68 19G P303 2 W-P 8K (18) P304 P.D. FILE NO. G-A354AA 19H P303 12 BK-Y P302 R (20) P303 • ④ TBIII 138 8L 191 8 0-S DRAWN W.P.B. CHKD. 20F P303 21 W-0 TBIII 14F R 20G P303 W-BK ENGD. R.E.L. APPD. TBIII 6 20H P303 13 R 9 (5) TBIII 138 BR TELETYPE P303 O-BR 20J (10) P302 6 (20) CORPORATION P307 R-Y ((0) P304 12 6(18) ☐ 21 (3) P306 10 BK-O D 21 P308 16 -BL 6(18) 8353WD P308 15C BK CONTINUED NEXT COLUMN



WIRING DIAGRAM FOR ELECTRICAL SER-VICE UNITS YESU805.7.9 WIRING DIAGRAM OF

8353WD	13	MODEL 37	05/01/69	PAGE	X OF	
COMPONENT PIN	NET	COMPONENT P		COMPONEN	NT PIN	NET
TB111 A 1	0001	TB111 D	1 0033	TB111	G 8	0086
TB111 A 2	0002	TB111 D	3 0034	TB111	G 9	0087
TB111 A 3	0003	TB111 D	4 0035	TB111	G10	0088
TB111 A 4	0004	TB111 D	6 0036	TB111	G11	0089
TOLLY A 5	0005	TB111 D	7 0037	TB111	G12	0090
TB111 A 6	0006	T8111 D	8 0038	T8111	G13	0091
78111 A 7	0007	TB111 0	9 0039	TB111	G14	0092
TB111 A 8	8000		10 0040	TB111	G15	0093
TB111 A 9	0009		11 0041	TB111	G16	0094
TB111 A10	0010	T8111 D	12 0042	TB111	G19	0095
TB111 A11	0011		13 0043	TB111	G20	0096
TB111 A12	0012	TB111 D	14 0044	TB111	H 1	0097
TELLI	0012	T8111 D	15 . 0045	TBILL	H 3	0098
TB111 A14	0013	78111 D	18 0046	T8111	H 6	0099
TB111 A15	0014	TB111 D	19 0047	TB111	H 7	0100
TBILL MIT	0015	78111 E	1 0048	T0111	H 8	0101
TB111 A18	0016	TB111 E	3 0049	TB111	H10	0102
TB111 A19	0017	TB111 E	4 0050	T8111	H11	0103
TB111 B 1	0001	TB111 E	6 0051	TB111	H12	0104
TB111 B 2	0002	TB111 E TB111 E TB111 E TB111 E TB111 E	7 0052	TB111	H13	0105
TB111 83	0003	78111 €	8 0053	T8111	H14	0106
TB111 B 4	0004	T8111 E	9 0054	T8111	H15	0107
TB111 B 5	0005	TB111 E	10 0055	TB111	H16	0108
TB111 B 6	0006		11 0056	TB111	H17	0109
TB111 B 7	0007		12 0057	TB111	H19	0110
TB111 B 8	8000		13 0058	TB111	Jl	0111
TB111 B 9	0009		14 0059	TB111	J 3	0112
TB111 B10	0010		15 0060	TB111	J 4	0113
78111 811	0011		16 0061	TB111	J 6	0114
T8111 B12	0012		17 0062	TB111	J 8	0115
78111 813	0012		18 0063	TB111	J10	0116
TB111 B14	0013		19 0064	TB111	JII	0117
TB111 B15	0014		20 0065	TB111	J12	0118
TB111 B16	0018	TB111 F	1 0066	TB111	J14	0119
TB111 B17	0019	TB111 F	3 0067	TB111	J16	0120
TB111 B18	0020	TB111 F	4 0068	TB111	J17	0121
TB111 B19	1500	TB111 F	6 0069	TB111	750	0122
TB111 C 1	0022	T8111 F	7 0070	TB111	K 1	0123
TB111 C 3	0023	TB111 F	8 0071	TB111	K 2 K 4 K 6	0124
TB111 C 4	0024	T8111 F	9 0072	T8111	K 4	0125
TB111 C 6	0025		10 0073	TB111		0126
TB111 C 7	0026		11 0074	TB111	K 7	0127
TB111 C 8	0027		13 0075	TB111	K 8	0128
TB111 C 9	0028		14 0076	TB111	K 9	0129
TB111 C10	0029	,	15 0077	TB111	K10	0130
TB111 C11	0011		16 0078	TB111	K11	0131
TB111 C12	0011		18 0079	TB111	K12	0132
TB111 C13	0011		19 0080	Telli	K13	0133
TB111 C14	0011		20 0081	TB111	K14	0134
TB111 C15	0011	TB111 G	1 0082	TB111	K15	0135
TB111 C17	0030	TB111 G	3 0083	XZ101	1	0136
TB111 C18	0031	TB111 G		XZ101	2	0137
TB111 C19	0032	TB111 G	7 0085	XZ101	5	0138

22

NOTE: REVISION INFOR-

REFLECTED ON THE ISSUE CONTROL RECORD, WHICH

COMPRISING THIS

IS A PART OF THIS DRAWING.

PLETE LIST OF SMEETS KECORD FOR COM

EE ISSUE CONTROL

NETWORK LISTING (TABULAR WIRING DIAGRAM) - INDEX

ACTUAL WIRI	NG DIAG	RAM FOR ELECT	RICAL SER.VICE	UNITS	YESU805.7.9
WIRING DIAGRAM	ISSUE	USED ON	DATE		
8353WD	13	MUDEL 37	05/01/69 6-3-69	PAGE	2 X OF

0323110					6-3-69	1	6.4	<i></i>
COMPONENT	PIN	NET	COMPONENT	PIN	NET	COMPONE	N1 P/A	Nt T
XZ101	7	0139	XZ103	A31	0113	XZ104	25	0174
XZ101	9	0140	XZ103	A32	0143	XZ104	26	0156
XZ101	10	0141	XZ103	A34	0047	XZ104	27	0157
XZ101	11	0142	XZ103	8 1	0136	XZ104	28	0155
XZ101	12	0143	XZ103		0137	XZ104	29	0158
XZ101	18	0001	XZ103	B 2 B 3	0165	XZ104	30	0159
XZ101	19	0002	XZ103	B 4	0034	XZ104	31	0160
XZ101	20	0003	XZ103	B 5	0166	XZ104	32	0153
XZ101	21	0004	XZ103	B 6	0167	XZ104	33	0154
XZ101	25	0005	XZ103	B 7	0168	XZ104	34	0047
XZ101	26	0006	XZ103	B 8	0085	XZ104	35	0176
XZ101	27	0007	XZ103	B 9	0169	XZ104	36	0145
XZIOI	28	0008	XZ103	B10	0170	XZ105	A18	0178
XZ101	35	0144	XZ103	B12	0033	XZ105	A29	0088
XZ101	36	0145	XZ103	B13	0022			0087
XZ102	1	0136	XZ103	B14	0124	XZ105	A31	0136
XZ102	2	0137	XZ103	B15	0082	XZ105 XZ105	B 1	0137
XZ102	4	0112	XZ103	B16	0048	XZ105	8 2 B 3	0161
XZ102	5	0146	XZ103	817	0066	XZ105		0144
XZ102	6	0147	XZ103	818	0083	XZ105		0179
XZ102	7	0148	XZ103	B19	0023	1		_
XZ102	9				1 1	XZ105	B 6	0124
		0149	XZ103	B20	0067	XZ105	B 7	0055
XZ102	10	0150	XZ103	BZI	0049	XZ105	B 8	0022
XZ102	11	0151	XZ103	B22	0171	XZ105	B 9	0073
XZ102	12	0152	XZ103	B23	0141	XZ105	B10	0072
XZ102	13	0153	XZ103	B24	0138	XZ105	B11	0054
XZ102	15	0154	XZ103	B25	0146	XZ105	B12	0113
XZ102	17	0155	XZ103	B26	0140	XZ105	B13	0101
XZ102	18	0001	XZ103	B27	0172	XZ105	B14	0115
XZ102	19	0002	XZ103	B28	0061	XZ105	B15	0071
XZ102	20	0003	XZ103	B29	0173	XZ105	B16	0151
XZ102	21	0004	XZ103	B30	0174	XZ105	B17	0142
XZ102	22	0156	XZ103	B31	0175	XZ105	B18	0023
XZ102	23	0157	XZ103	B32	0152	XZ105	B19	0148
XZ102	24	0158	XZ103	B34	0149	XZ105	B20	0180
XZ102	25	0005	XZ103	B35	0176	XZ105	BZ1	0053
XZ102	26	0006	XZ103	B36	0145	XZ105	822	0173
XZ102	27	0007	XZ104	1	0136	XZ105	B23	0172
XZ102	28	0008	XZ104	2	0137	XZ105	B24	0065
XZ102	30	0159	XZ104	4	0124	XZ105	B25	0181
XZ102	31	0160	XZ104	6	0149 0193	XZ105	B26	0139
XZ102	35	0161	XZ104	7	0048	XZ105	B27	0035
XZ102	36	0145	XZ104	8	0065	XZ105	B28	0166
XZ103	AZI	0162	XZ104	9	0089	XZ105	B29	0039
X2103	SSA	0080	XZ104	11	2200	XZ105	B30	0038
	A23	0150	XZ104	15	0110	XZ105	832	0086
XZ103	AZ4	0064	XZ104	13	0177	XZ105	833	0040
XZ103	AZ5	0163	XZ104	15	0117	XZ105	835	0176
XZ103	A26	0164	XZ104	17	0147	XZ105	836	0145
XZ103	A27	0041	XZ104	18	0103	XZ107	B 1	0136
XZ103	8SA	0095	XZ104	20	0119	XZ107	B 2	0137
XZ103	A29	0098	XZ104	21	0134	XZ107	8 3	0068
XZ103	A30	0058	XZ104	22	0106	XZ107	8 4	0024
-XZ102	34	0193						

NETWORK LISTING (TABULAR WIRING DIAGRAM) - INDEX

WIRING DIAGRAM FOR ELECTRICAL SER-VICE UNITS YESU805.7.9

WIRING DIAGRAM

B353WD

B353

COMPONE	NT PIN	NET	COMPONENT		- 3 - 6 9	COMPONENT	PIN	NET
XZ107	B 5	0182	XZ109	26	0090	XZ303	33	0125
XZ107	B 6	0183	XZ109	27	0032	XZ303	34	0043
XZ107	8 7	0050	XZ109	28	0175	XZ303	35	0176
XZ107	B 8	0181	XZ109	29	0182	XZ303	36	0145
X2107	9 9	0184	XZ109	30	0188	XZ304	•	0136
12107	610	0185	XZ109	31	0028		1	
12107						XZ304	2	0137
	811	0186	XZ109	32	0027	XZ304	3	0183
X2107	912	0171	XZ109	33	0118	XZ304	4	0120
XZ107	B13	0143	XZ109	34	0104	XZ304	5	0163
XZ107	B14	0173	XZ109	35	0176	XZ304	6	0121
XZ107	B16	0179	XZ109	36	0145	XZ304	7	0113
XZ107	818	0091	XZ301	1	0136	XZ304	8	0109
XZ107	819	0187	XZ301	2	0137	XZ304	9	0181
X2107	820	0096	XZ301	3	0025	XZ304	10	0124
XZ107	821	0081	XZ301	4	0036	XZ304	11	0111
XZ107	822	0020	XZ301	5	0002	XZ304	12	0173
XZ107	B23	0016	XZ301	6	0001	XZ304	13	0108
XZ107	B24	0178	XZ301	7	0126	XZ304	14	0022
XZ107	825	0105	XZ301	8	0114	XZ304	15	0123
XZ107	826	0094	XZ301	9	0004	XZ304	16	0097
XZ107	827	0152	XZ301	10	0003	XZ304	17	0129
XZ107	829	0151	XZ301	11	0099	XZ304	18	0130
XZ107	B30	0188	XZ301	12	0084	XZ304	19	0133
XZ107	831	0172	XZ301	13	0069	XZ304	20	0132
XZ107	B32	0189	XZ301	14	0051	XZ304	21	0030
XZ107	B33	0113	XZ301	15	0037	XZ304	22	0180
XZ107	834	0078	XZ301	16	0026	XZ304	23	0184
XZ107	B36	0145	XZ301	17	0008	XZ304	24	0185
XZ109	1	0136	XZ301	18	0005	XZ304	25	0019
XZ109	2	0137	XZ301	19	0006	XZ304	26	0128
XZ109	3	0177	XZ301	20	0007	XZ304	27	0092
XZ109		0162	XZ301	21	0169	XZ304	28	0062
XZ109	5	0029	XZ301	22	0167	XZ304	29	0057
XZ109	6	0059	XZ301	23	0165	XZ304	30	0131
XZ109	7	0044	XZ301	24	0127	XZ304	31	0042
XZ109	8	0102	XZ301	25	0085	XZ304	32	0172
XZ109	9	0187	XZ301	26	0070	XZ304	34	0135
XZ109	10	0152	XZ301	27	0052	XZ304	35	0176
XZ109	11	0116	XZ301	29	0100	XZ304	36	0145
KZIOP	12	0173	XZ301	30	0168	XZ305	1	0136
XZ109	13	0107	XZ301	31	0170	XZ305	2	0137
XZ109	14	0065	XZ301	32	0190	XZ305	3	0015
XZ109	15	0122	XZ301	33	0191	XZ305	4	0180
XZ109	16	0164	XZ301	34	0192	XZ305	5	0186
XZ109	17	0021	XZ301	35	0176	XZ305	6.	0018
XZ109	18	0075	XZ301	36	0145	XZ305	8	0166
XZ109	19	0077	XZ303	1	0136	XZ305	9	0076
XZ109	20	0056	XZ303	2	0137	XZ305	14	0176
XZ109	21	0174	X2303	15	0191	XZ305	15	0145
XZ109	22	0113	XZ303	20	0192	XZ405	22	0136
XZ109	23	0093	XZ303	30	0190	XZ405	23	0137
XZ109	24	0074	XZ303	31	0166	XZ405	24	0045
XZ109	25	0017	XZ303	32	0173	XZ405	25	0060



ACTUAL WIRING DIAGRAM FOR ELECTRICAL SER. VICE UNITS YESU805.7.9

WIRING DIAGRAM ISSUE USED ON DATE

8353WD 2-3 MODEL 37

0373NU		~ 3	MODEL 37	6-3-64		
COMPONENT	PIN	NET	COMPONENT PI	N NET	COMPONEN' F'	NET
XZ405	26	0113				
Z405	27	0189	,			
Z405	28	0046			i	
Z405	29	0188				
Z405	30	0173				1
Z405	32	0063				ĺ
Z405	33	0031				
Z405	34	0079				
Z405	35	0176	,			
Z405	36	0145			İ	•
# OF PI	NS -	487				
END OF	LIST	ING				
;						
						į.
						Ì
					!	
			1			
					!	1
						:
						Ì
			i			
			1			
			;			

WDP

NETWORK LISTING (TABULAR WIRING DIAGRAM)

WIRING DIAGRAM FOR ELECTRICAL SER-VICE UNITS YESU805.7.9

WIRING DIAGRAM

8353WD ISSUE J USED ON DATE

8353WD A 3 MODEL 37 PAGE 1 OF

	83	53WD	à 3	MODEL 37	
	NET	COMPONENT	PIN		1
	0001 0001 0001 0001	TB111 TB111 XZ102 XZ101 XZ301	8 1 A 1 18 18 6		
W.D.	0002 0002 0002 0002 0002	TB111 TB111 XZ102 XZ101 XZ301	B 2 A 2 19 19		
NG.	0003 0003 0003 0003 0003	TB111 TB111 XZ102 XZ101 XZ301	B 3 A 3 20 20 10		
ORD, WHICH IS A PART OF THIS DRAWING.	0004 0004 0004 0004	TB111 TB111 XZ102 XZ101 XZ301	B 4 A 4 21 21 9		
HICH IS A PART	0005 0005 0005 0005	TB111 TB111 XZ102 XZ101 XZ301	8 5 A 5 25 25 18		
ORD, W	0006 0006 0006 0006	TB111 TB111 XZ102 XZ101 XZ301	B 6 A 6 26 26 19		
	0007 0007 0007 0007 0007	TB111 TB111 XZ102 XZ101 XZ301	B 7 A 7 27 27 20		
	0008 0008 0008 0008	TB111 TB111 XZ102 XZ101 XZ301	B 8 A 8 28 28 17		
	0009	TB111 TB111	A 9 B 9		
	0010	TB111	A10		

-	9-	3-69		
	NET	COMPONENT	PIN	
	0010	TB111	B10	
	0011	70111		
	0011	TB111	All	
	0011	TB111	811	
	0011	TB111	CII	
	0011	T8111 T8111	C12	
	0011	T8111	C13	
	0011	TB111	C15	
	••••	10		
	0012	TB111	B12	
	0012	TB111	A12	
	0012	TB111	A13	
	0012	TB111	813	
	0013	78111	A14	
	0013	TB111	B14	
	0014	70111	416	
	0014	TB111 TB111	A15 B15	
	0014	10111	013	
	0015	TB111	A17	
	0015	XZ305	3	
	0016	TB111	ALB	
	0016	XZ107	B23	
	0017	TB111	A19	
	0017	XZ109	25	
	0018	TB111	B16	
	0018	XZ305	6	
			•	
	0019	TB111	B17	
	0019	XZ304	25	
	0020	TB111	B18	
	0020	XZ107	B22	
	0021	70111		
	0021	TB111 XZ109	B19	
	0021	72109	1,	
	0022	XZ104	11	
	0022	XZ103	B13	
	0022	• XZ105	В	8
	0022	TB111	cī	·
	0022	XZ304	14	
	0023	TB111	C 3	
	0023	XZ103	B19	
	0023	XZ105	818	
	0034	70111		
	0024	TB111	C 4	

92

REVISION INFORMATION MUST ALSO BE REFLECTED ON THE ISSUE CONTROL REC-

SEE ... JUE CONTROL RECU... FOR CO...
PLETE LIST OF SHEETS COMPRISING THIS W.D.

NETWORK LISTING (TABULAR WIRING DIAGRAM)

	TACTUAL	WIRING	DIA	GRAM	FOR	ELECTRICAL	SER.VICE	UNITS	YESU805.7.9	
h	AUDING DIACDA	M ISSI	E /	USED C	N.	DATE				

43 8353WD MODEL 37 2 PAGE OF

		, , , , , , , , , , , , , , , , , , , ,		
	PIN	NET	COMPONENT	PIN
NET	COMPONENT PIN			
0024	XZ107 B 4	0042	TB111	D12
1 1		0042	XZ304	31
0005	T0111 6 4		,, ,, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	• •
0025	TB111 C 6			
0025	XZ301 3	0043	TB111	D13
		0043	XZ303	34
1 1		0045	72303	34
0026	TB111 C 7	1 1		
0026	XZ301 16	0044	TB111	D14
1000	7.50 • • • • • • • • • • • • • • • • • • •	0044	XZ109	
1 1		0044	YTIOA	7
0027	TB111 C 8	! I		
0027	XZ109 32	0045	TB111	D15
0021	X2107 3E			-
1 1		0045	XZ405	24
0028	TB111 C 9	1 1		
0028	XZ109 31	0046	TB111	D18
0020	75107			
		0046	XZ405	28
0029	TB111 C10			
		0047	XZ103	A34
0029	XZ109 5			
		0047	TB111	D19
0030	TB111 C17	0047	XZ104	34
			,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	•
0030	XZ304 21			
		0048	TB111	E 1
0021	TB111 C18	0048	XZ103	B16
0031		1 1		
0031	XZ405 33	0048	XZ104	7
1 1		1 1		
10000	T0111 610	1 10040	70111	E 3
0032	TB111 C19	0049	TB111	
0032	XZ109 27	0049	XZ103	B21
		1 1		
		0050	70111	F 4
0033	TB111 D 1	0050	TB111	E 4
0033	XZ103 B12	0050	XZ107	B 7
	7.6 000	1 1		_
				- 1
0034	TB111 D 3	0051	TB111	E 6
0034	XZ103 B 4	0051	XZ301	14
1000	A			-
1				
0035	TB111 D 4	0052	TB111	E 7
0035	XZ105 B27	0052	XZ301	27
10033	VE. 02		N. 3000	•
0036	TB111 D 6	0053	TB111	E 8
0036	xz301 4	0053	XZ105	B21
0030	7	1 1000	75.47	
			_	
0037	TB111 D 7	0054	TB111	E 9
0037	XZ301 15	0054	XZ105	B11
0037	VF3A1 13	10034	76.47	U 11
0038	TB111 D 8	0055	TB111	E10
		0055	XZ105	B 7
0038	XZ105 B30	10033	75103	0 1
0039	TB111 D 9	0056	TB111	Ell
0039	XZ105 B29	0056	XZ109	20
0040	PR111 010	0057	TB111	E12
0040	TB111 D10			
0040	XZ105 B33	0057	XZ304	29
1000	T 0111 511	0050	TOILI	E12
0041	TB111 D11	0058	TB111	E13
0041	XZ103 A27	0058	XZ103	A30
)		
() (l	

	- 3-61		
NET	COMPONENT	PIN	
0042	TB111	D12	
0042	XZ304	31	
0043	TB111	D13	
0043	XZ303	34	
0044	-		
0044	TB111	D14	
0044	XZ109	7	
0045	TB111	D15	
0045	XZ405	24	
0045	72403		
0046	TB111	D18	j
0046	XZ405	28	
	X2 · · · · ·		
0047	XZ103	A34	
0047	TB111	D19	
0047	XZ104	34	
0048	TB111	E 1	
0048	XZ103	B16	
0048	XZ104	7	
0049	TB111	E 3	
0049	XZ103	B21	
0050	TB111	E 4	
0050	XZ107	B 7	
0030	72101	υ.	
0051	TB111	E 6	
0051	XZ301	14	
0052	TB111	E 7	
0052	XZ301	27	
0053	TB111	E 8	
0053	XZ105	B21	
0054	TB111	E 9	
0054	XZ105	B11	
0055	TB111	E10	
0055	XZ105	B 7	
0000	^2.03	U '	
0056	TB111	Ell	
0056	XZ109	20	
0057	TB111	E12	
0057	XZ304	29	
0058	TB111	E13	
0058	XZ103	A30	
(

NETWORK LISTING (TABULAR WIRING DIAGRAM)

ACTUAL WIRI	NG DIAG	GRAM FOR	ELECTRI	CAL SER.VICE	UNITS	YESU80	5.7.9
WIRING DIAGRAM 8353WD	k 3	MODEL	. 37	-05/01/69	PAGE	3 OF	

NET	COMPONENT	PIN	NET	COMPONENT	PIN	
0059	TB111	E14	0076	TB111	F14	
0059	XZ109	6	0076	XZ305	9	
				1.00		
10040	70111		0077	70111	E16	
0060	TB111	£15	L.	TB111	F15	
0060	XZ405	25	0077	XZ109	19	
			'	4		
0061	TB111	E16	0078	TB111	F16	
0061	XZ103	828	0078	XZ107	B34	
					•	
0062	TB111	E17	0079	TB111	F18	
					-	
0062	XZ304	28	0079	XZ405	34	
				1		
0063	TB111	E18	0080	TB111	F19	
0063	XZ405	32	0080	XZ103	A22	
0064	TB111	E19	0081	TB111	F20	
		_				
0064	XZ103	A24	0081	XZ107	B21	
0065	TB111	E20	0082	TB111	G 1	
0065	XZ109	14	0082	XZ103	B15	
0065	XZ105	B24				
0065	XZ104	8	0083	TB111	G 3	
0000	72104		0083			
2211			0083	XZ103	B18	
0066	TB111	F 1				
0066	XZ103	B17	0084	TB111	G 6	
			0084	XZ301	12	
0067	TB111	F 3	1			
0067	XZ103	B20	0085	TB111	G 7	
000.	X2.03	520	0085	XZ301	25	
2010		- /				
0068	TB111	F 4	0085	XZ103	B 8	
0068	XZ107	B 3	•			
			0086	TB111	G 8	
0069	TB111	F 6	0086	XZ105	B32	
0069	XZ301	13				
100,	A 2 3 3 4		0087	TB111	G 9	
0070	70111	F 7	1	1		
0070	TB111	F 7	0087	XZ105	A31	
0070	XZ301	26				
			0088	TB111	GIO	
0071	TB111	F 8	0088	XZ105	A29	
0071	XZ105	B15				
••••	7000		0089	TB111	G11	
0073	70111	F 0	1			
0072	TB111	F 9	0089	XZ104	9	
0072	XZ105	810				
			0090	TB111	G12	
0073	TB111	F10	0090	XZ109	26	
0073	XZ105	В 9			3.0	
50,5	~=	-	0091	TB111	612	
0054	70111	511			G13	
0074	TB111	F11	0091	XZ107	818	
0074	XZ109	24				
			0092	TB111	614	
0075	TB111	F13	0092	XZ304	27	
0075	XZ109	18			-	
100,7	^/	• •	0003	70111	C 1 E	
			0093	TB111	G15	



TACTUAL WIR	ING DIAG	RAM FOR ELECTR	ICAL SER.VICE	UNITS	YESU805.7.9
WIRING DIAGRAM 8353WD	ISSUE J	MODEL 37	95/01/69 6 - 3 - 69	PAGE	4 OF

		4.3	FIOUEL 31	6-3	-69	PAGE 4	
NET	COMPONENT	PIN		NET	COMPONENT	PIN	
0093	XZ109	23		0111	TB111	J 1	
				0111	XZ304	11	
0094	TB111	G16			_		
0094	XZ107	B26		0112	TB111	J 3	
	1. 4 1 36575 1.4. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1.	V		0112	XZ102	. •	
0095	70111	619					
0095	X2103	AZS		0113	T8111	J 4	
. 1				0113	XZ109	22	
0096	TB111	G20		0113	XZ107	B33	
0096	XZ107	B20		0113	XZ105	B12	
				0113	• XZ304		
0097	TB111	H 1		0113	• XZ405		
0097	XZ304	16		0113	XZ103	A31	
0098	TB111	H 3	ĺ	0114	TB111	J 6	
0098	XZ103	A29		0114	XZ301	8	

0099	TB111	H 6		0115	TB111	J B	
0099	XZ301	11		0115	XZ105	B14	
		* ***					
0100	TB111	H 7		0116	TB111	710	
0100	XZ301	29		0116	XZ109	11	
0101	70111			0117	70111		
0101	TB111 XZ105	H 8 B13		0117	TB111	J11	
0101	Y5103	013	İ	0117	XZ104	15	
0102	TB111	H10		0118	TB111	J12	
0102	XZ109	8		0118	XZ109	33	
0.00	75.07	•		0.10	72.07		
0103	TB111	H11		0119	TB111	J14	
0103	XZ104	18	i	0119	XZ104	20	
	X3 000	••		••••	, , , , , , , , , , , , , , , , , , , 		
0104	TB111	H12	,	0120	TB111	J16	
0104	XZ109	34		0120	XZ304	4	
	,, , ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,						
0105	TB111	·H13	İ	0121	TB111	J17	
0105	XZ107	B25		0121	XZ304	6	
0106	TB111	H14		0122	TB111	J20	
0106	XZ104	22		0122	XZ109	15	
0107	TB111	H15		0123	TB111	K l	
0107	XZ109	13		0123	XZ304	15	
0108	TB111	H16		0124	TB111	K 2	
0108	XZ304	13		0124	XZ105	B 6	
				0124	• XZ304	-	
0109	TB111	H17		0124	XZ103	814	
0109	XZ304	8		0124	XZ104	4	
	•			0105	70111		
0110	TB111	H19		0125	TB111	K 4	
0110	XZ104	12		0125	XZ303	33	
			J				

TACTUAL WIR	ING DIA	GRAM FOR ELECTR	ICAL SER.VICE	UNITS	YESU805.7.9
WIRING DIAGRAM 8353WD	23	MODEL 37	05/01/49 6-3-69	PAGE	5 OF

			6-3			
NET	COMPONENT	PIN	NET	COMPONENT	PIN	
0126	TB111	K 6	0137	XZ305	2	
0126	XZ301	7	0137	XZ405	23	
		İ				
0127	TB111	K 7	0138	XZ101	5	
0127	XZ301	24	0138	XZ103	B24	
10121	V#361	• •	0.30	72.03	064	
10100	T 0111	۵ ـ ا	0130	V2101	-	
0128	TB111	K 8	0139	XZ101	7	
0128	XZ304	26	0139	XZ105	B26	
					_	
0129	TB111	K 9	0140	XZ101	9	
0129	XZ304	17	0140	XZ103	B26	
0130	TB111	K10	0141	XZ101	10	
0130	XZ304	18	0141	XZ103	B23	
1 1						
0131	TB111	K11	0142	XZ101	11	
0131	XZ304	30	0142	XZ105	B17	
		1				
0132	TB111	K12	0143	XZ103	A32	
0132	XZ304	20	0143	XZ101	12	
			0143	XZ107	B13	
0133	TB111	K13				
0133	XZ304	19	0144	XZ101	35	
			0144	XZ105	B 4	
0134	TB111	K14				
0134	XZ104	21	0145	XZ101	36	
			0145		36	
0135	TB111	K15	0145		B36	
0135	XZ304	34	0145		36	
	7.60 00		0145		36	
0136	XZ109	1	0145		36	
0136	XZ107	ві	0145		36	
0136	XZ105	В 1	0145	. XZ305	15	
0136	XZ104	i	0145		36	
0136	XZ103	ві	0145		B36	
0136	XZ102	1	0145		B36	
0136	XZ101	1	0145		36	
0136	XZ301	;	7175	XZ109	30	
0136	XZ301 XZ303	;	0146	V7102	5	
		;		XZ102		
0136	XZ304	•	0146	XZ103	B25	
0136	XZ305	33	03.47	V2102		
0136	XZ405	22	0147	XZ102	6	
			0147	XZ104	17	
0137	XZ109	2			_	
0137	XZ107	B 2	0148	XZ102	7	
0137	XZ105	B 2	0148	XZ105	B19	
0137	XZ104	2				
0137	XZ103	B 2	0149	XZ103	B34	
0137	XZ102	2	0149	XZ102	9	
0137	XZ101	2	- 0149	X2104		99130-7
0137	XZ301	2				
0137	XZ303	2	0150	XZ102	10	
0137	XZ304	2	(0150		A23	




TACTUAL WIRI	ING DIA	GRAM FOR ELECTR	ICAL SER.VICE	UNITS	YESU805.7.9
WIRING DIAGRAM 8353WD	ISSUE 1	MODEL 37	05/01/69 6-3-69	PAGE	6 OF


			6-3	3-69	
NET	COMPONENT	PIN	NET	COMPONENT	PIN
NEI	COMPONENT				
	×3100		0147	V7102	p 4
0151	XZ102	11	0167	XZ103	B 6
0151	XZ105	B16	0167	XZ301	22
0151	XZ107	B29			
			0168	XZ103	В 7
0.53	U7102	822	0168	XZ301	30
0152	XZ103	B32	0100	75301	30
0152	XZ102	12			
0152	. XZ109	10	0169	XZ103	B 9
0152	XZ107	B27	0169	XZ301	21
"	7.200				
1	w==00		0170	V7102	810
0153	XZ102	13	0170	XZ103	B10
0153	XZ104	32	0170	XZ301	31
1					
0154	XZ102	15	0171	XZ103	B22
0154	XZ104	33	0171	XZ107	B12
10134	76107		10010	^	U - P
					001
0155	XZ102	17	0172	XZ107	B31
0155	XZ104	28	0172	XZ105	B23
1		-	0172	XZ103	B27
0154	V7102	22	0172	XZ304	32
0156	XZ102	22	0115	72304	J-E
0156	XZ104	26			
			0173		12
0157	XZ102	23	0173	XZ107	B14
0157	XZ104	27	0173		B22
0.57	75104	•'	0173		12
0158	XZ102	24	0173		30
0158	XZ104	29	0173	XZ103	B29
			0173	XZ303	32
0150	V7102	30	100.0		
0159	XZ102	·	0174	V7104	36
0159	XZ104	30	0174		25
			0174	XZ103	B30
0160	XZ102	31	0174	XZ109	21
0160	XZ104	31			
0100	75104	7.	0175	XZ103	B31
0161	XZ102	35	0175	XZ109	28
0161	XZ105	B 3			
		1	0176	XZ109	35
0162	XZ103	A21	0176	XZ105	B35
1			0176	XZ104	35
0162	XZ109	4	_		
			0176	XZ103	B35
0163	XZ103	A25	0176	XZ301	35
0163	XZ304	5	0176	XZ303	35
1	7244	•	0176	XZ304	35
0	V7100	A24	0176	XZ405	35
0164	XZ103	A26			
0164	XZ109	16	0176	XZ305	14
0165	XZ103	В 3	0177	XZ104	13
		23	0177	XZ109	3
0165	XZ301	6.3	10411	75.07	•
		·			
0166	XZ303	31	0178	XZ105	A18
0166	XZ103	B 5	0178	XZ107	B24
0166	XZ105	B28			
			0170	XZ105	D 5
(0166	XZ305	8	0179	74102	B 5

NETWORK LISTING (TABULAR WIRING DIAGRAM)


TACTUAL WIRI	NG DIAG	RAM FOR ELEC	TRICAL SER.VICE	UNITS	YESU805.7.9
WIRING DIAGRAM 8353WD	/ 3	MODEL 37	05/01/69 6-3-69	PAGE	7 OF


							3-69		
	NET	COMPONENT	PIN		$\overline{}$	NET	COMPONENT	PIN	
H	0179	XZ107	B16				<u> </u>		
	.,,	A2.01	D						
			• •		İ				
	0180	XZ304	22			-			
- 1	0180	XZ105	B20		1		1		
- 1	0180	XZ305	4						
	0181	XZ107	B 8						
	0181	XZ105	B25						
	0181	XZ304	9			1			
- 1									
-	0182	XZ107	B 5						
	0182	XZ109	29						
- 1		\ L. \(\)							
- 1							1		
	0183	XZ107	B 6		1		}		
- 1	0183	XZ304	3		İ	Į			
						-	1		
	0184	XZ107	B 9						
	0184	XZ304	23						
	0104	A2304	23						
		l							
	0185	XZ107	B10			1			
	0185	XZ304	24						
	0186	XZ107	B11			- 1			
	0186	XZ305	5			1			
- 1	0190	A2305	,			ł			
	-					ŀ			
	0187	XZ107	B19			l			
- 1	0187	XZ109	9						
						į			
- 1	0188	XZ109	30			i			
	0188	XZ107	B30						
- 1	0188	XZ405	29				-		
		1							
	0189	XZ107	B32			1			
	0189	XZ405	27				İ		
			_		į				
	0190	XZ301	32						
		,							
	0190	XZ303	30						
İ									
	0191	XZ301	33						
	0191	XZ303	15						
- 1			•						
	0192	XZ301	34						
	0192	XZ303	20						
	0143	XZW2	3,4						
7	0193	XZ102 XZ104	-6 '						
		NUM	BER OF	WIRES -	295				
		END	OF LIS	TING					
(L							






	SUPPORTING		WDP		ISS	UE	С	CONTROL RECORD						836	55WD					
0.	NOTES	SUPPORTING INFORMATION		CONTENTS	SHEET No.	ISSUE 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19								REVISIONS A	REVISIONS APPLYING TO THIS CONTROL RECORD					
T		CATEGORY	NO.	WIRING FIELD, CABLE ASSEMBLIES, AND CONTROL PANEL LAYOUTS.	1	X	\times	1							\top				1 9-30-6	8 19568-
	SEE SHEET I OF WIRING DIAGRAM FOR NOTES.			WIRING FIELD CONNECTIONS FOR YESU 805	2	X	X						1 1						3 2 - 24 - 6	96867
				WIRING FIELD CONNECTIONS FOR YESU 807	3	T _x Y	X	1-1					1 1					-	5 6-19-69	99306
				WIRING FIELD CONNECTIONS FOR YESU 809	4	M	X	+ +			-		1 1		+	T		_		
				CONTROL PANEL MARKINGS FOR	5	T _x Y	X	+-+			-+	-	+	+		\vdash		+	1	
				YESU 805, 807, 809 R-T WIRING FIELD CONNECTIONS, (YESU 803)	6	^ x	4	+-+	+	+-	\dashv	+	+-+	-		+		-	1	
				R-T CONTROL PANEL MARKINGS (YESU 803)	0	1^	-	+-+	-	+-+		+	+ +		-	+		+	+	
						++		-		+					-			+	-	
								+						_	_	\vdash		+	-	
								-										+	-	
						1		-									THIS CONTROL RECORD ISSUE DATE AUTH. NO. 9-30-68 19568-R 2 1-15-69 96482 3 2 - 24 - 69 96867 4 5-15-69 99159			
						+	_			1-1								REVISIONS APPLYING TO THIS CONTROL RECORD ISSUE		
								1		1										
																			1	
								1 1		1 1						$ \cdot $			1	
					*	11							\Box					-	1	
										+								-	1	
										+						+			1	
								+ +	-	+	_	-	+-+		-		_	+	+	
	The state of the s				-	++		+ +		+			-		-	-	-	+		
						+		+		+-			\dashv				-	-	ISSUE C	
					-			+		-						\vdash	_	-	1	
						1-1-												-		
						$\bot \bot$		1		\perp		_							L CHAR	Ť
										\perp									MODEL	37
																			PANEL ARRANGE	_ :MENTS
					AND THE RESERVE OF THE PARTY OF															
																			WD NUMBER 836	5 WD
								1		11			T		+				TELE	TYPE
						+		1		++			 -	-						





SEE SHEET I FOR NOTES WIRING FIELD CONNECTIONS FOR YESU 809 ***RICETOR OF THE SEE SHEET I FOR NOTES ***RICETOR OF THE SEE SHEET I FOR NOTES ***RICETOR OF THE SEE SHEET I FOR NOTES ***RICETOR OF THE SEE SHEET I FOR NOTES ***RICETOR OF THE SEE SHEET I FOR NOTES ***RICETOR OF THE SEE SHEET I FOR NOTES ***RICETOR OF THE SEE SHEET I FOR NOTES ***RICETOR OF THE SEE SHEET I FOR NOTES ***RICETOR OF THE SEE SHEET I FOR NOTES ***RICETOR OF THE SEE SHEET I FOR NOTES ***RICETOR OF THE SEE SHEET I FOR NOTES ***RICETOR OF THE SEE SHEET I FOR NOTES ***RICETOR OF THE SHEET IN A SHEET I THE SHEET IN A SHEET I THE
SEE SHEET I FOR NOTES. WIRING FIELD CONNECTIONS FOR YESU 809 (SEE FIGURES 18.2) WIRING FIELD CONNECTIONS FOR YESU 809 (SEE FIGURES 18.2) REVISIONS REVISIONS REVISIONS REVISIONS REVISIONS REVISIONS REVISIONS REVISIONS REVISIONS REVISIONS REVISIONS REMARKS N.C. N.C. L. N.O. N
SEE SHEET I FOR NOTE 12 WIRING FIELD CONNECTIONS FOR YESU 809 WIRING FIELD CONNECTIONS FOR YESU 809 (SEE FIGURES 182) B C REVISIONS REVI
SEE SHEET FOR NOTES WIRING FIELD CONNECTIONS FOR YESU 809 WIRING FIELD CONNECT
SEE SHEET FOR NOTES SAME SHEET FOR NOTES SAME SHEET FOR NOTES SHEET
Note See Figure See Figure See
WIRING FIELD CONNECTIONS FOR YESU 809 WERE FIGURES 182) Note
WIRING FIELD CONNECTIONS FOR YESU 809 SEE FIGURES 182 SEE FIG
SEE FIGURES 18/2 SEE SE
SEE FIGURES 1842 SEE
WIRING FIELD CONNECTIONS FOR YESU 809 See FIGURES 182
WIRING FIELD CONNECTIONS FOR YESU 809 (SEE FIGURES 18.2) B C C C C C C C C C C C C
SEF FIGURES 18-2 SEF FIGURES 18-2 SEF FIGURES 18-2 SEF FIGURES 18-2 SEF FIGURES 18-2 SEF FIGURES 18-2 SEF FIGURES 18-2 SEF FIGURES 18-2 SEF FIGURES SEF FI
SEE FIGURES 182 See
SEE FIGURES 182 SI SI SI SI SI SI SI
SEE FIGURES 1042 SEE
SEE FIGURES 182 SEE FIGURES
REFLICTION ON THE ISSUE CONTROL BLOOK REVISIONS
SEE FIGURES 18(2) REVISIONS REVISION
B B C C B3 B4 B5 B6 C1 C2 C3 C4 C5 C6 -2 2-24-59 94667 B, N, C, L, N, O, N, O, N, C, L, N, O, N, C, L, N, O, N, C, L, N, O, N, C, L, N, O, N, C, L, N, O, N, C, L, N,
REFLICTED ON THE ISSUE CONTINUE INFORMATION OF CONTINUE IN A PART OF THE SAME CONTINUE IN A P
REFLICITED ON THE ISSUE CONTROL REPORT THIS BRANNING. B
REVISIONS Section Color
NOTE: REVISION NOTE
NOTE: REVISION INFORMATION BRIST ALSO RE REVISIONS REVISIONS
NOTE: REVISION INFORMATION BUST ALSO RE REVISIONS REVISIONS
809 NOTE: REVISION INFORMATION INSET ALSO RE REVISIONS INSECURING INFORMATION INSET ALSO RE REVISIONS INSECURING INFORMATION INSET ALSO RE REVISIONS INSECURING INFORMATION INSET ALSO RE REVISIONS SOURCE
NOTE: REVISION INFORMATION BUST ALSO RE REVISIONS REVI
NOTE: REVISION INFORMATION MUST ALSO BE REFLICTED ON THE ISSUE CONTROL BIS- OND, WHICH IS A PART OF THIS BISMINING. C C1
NOTE: REVISION INFORMATION MUST ALSO BE REFLECTED ON THE ISSUE CONTROL MISC. ORD. WHICH IS A PART OF THIS BRANNING. REVISIONS #8SUE DATE AUTH. NO. 9-30-68 19568-R 9-30-68 19568-R 9-30-68 9959 L N.O. N.C. L N.O. N.C. L N.O. N.C. L N.O. N.C. L N.O. N.C. L
REFLECTED ON THE ISSUE CONTROL INC. C REVISIONS
REFLECTED ON THE ISSUE CONTROL BES- ORD. WHICH IS A PART OF THIS BRANKING. C 19-30-68 19568-R 9-30-68 19568-R 2-2-24-69 96867 3 5-15-69 99159 -4 6-19-69 99306
REFLECTED ON THE ISSUE CONTROL RESCORD WHICH IS A PART OF THIS BRANKING. C 19-30-68 19-568-R 9-30-68 19-568-R 2-24-69 96-67 N.C. L N.O. N.C. L N.O. N.C. L N.O. N.C. L G-BL S-BL Y-P G-P S-P BL-Y G-Y S-Y Y-W G-W BL-W 19-30-69 99-30-6 REVISIONS REVISIONS REVISIONS 19-30-68 19-568-R 2-24-69 96-67 3-5-15-69 99-159 4-6-19-69 99-30-6
NOTE: REVISION INFORMATION BUST ALBO RE REFLECTED ON THE ISSUE CONTROL BISC- ORD. WHICH IS A PART OF THIS BINAMING. C C4
NOTE: REVISION INFORMATION MUST ALSO BE REFLECTED ON THE ISSUE CONTROL BECORD. WHICH IS A PART OF THIS BANGING. C. C.4 C.5 C.6 S.2 C.6 S.2 C.6 S.4 C.5 C.6 S.7 C.6 S.
NOTE: REVISION INFORMATION MUST ALSO BE REFLECTED ON THE ISSUE CONTROL BECORD. WHICH IS A PART OF THIS BRANGING. 198UE DATE AUTH. NO. 19-30-68 19568-R 2-24-69 96667 C. L N.O.N.C. L N.O. N.C L P S-P BL-Y G-Y S-Y Y-W G-W BL-W 3 5-19-69 99306
NOTE: REVISION INFORMATION MUST ALSO RE REFLECTED ON THE ISSUE CONTROL MISC- ORD. WHICH IS A PART OF THIS BRAMMING. REVISIONS 19SUE DATE AUTH. NO. 19-30-68 19568-R
ON INFORMATION MUST ALSO RECTED ON THE ISSUE CONTROL INC. CHICH IS A PART OF THIS BANKING. C5 C6 -2 2-24-69 96667 N.C. L N.O. N.C L -3 5-15-69 99159 -4 6-19-69 99306
THE ISSUE CONTROL BIC. A PART OF THIS BANKING. ISSUE DATE AUTH. NO. 1 9-30-68 19568-R 2 2-24-69 9667 L N.O. N.C L 3 5-15-69 99159 -4 6-19-69 99306
CONTROL BISC. THIS BANKING. 18 SUE DATE AUTH. NO. 1 9-30-68 19568-R C6 - 2 2-24-69 96867 D. N. C L 3 5-15-69 99159 - 4 6-19-69 99306
REVISIONS
REVISIONS ISSUE DATE AUTH. NO. 1 9-30-68 19568-R -2 2-24-69 96667 -3 5-15-69 99159 -4 6-19-69 99306
REVISIONS UE DATE AUTH. NO. 9-30-68 19568-R 2-24-69 96667 5-15-69 99159 6-19-69 99306
REVISIONS DATE AUTH. NO. 30-68 19568-R -24-69 96667 -15-69 99159 -19-69 99306
AUTH. NO. 8 19568-R 9 96867 9 99159 99306
AUTH. NO. 568-R 1867 1159 1306
A R
•

era se estable de pièce de miser publice e di	ika oo kale	i okusik didi	a Josef Robbie		ik, balawa si Albasa S		i na sitanika si	Darriet e Arabico de a 3	esamentar da roak		Alemai il tudisci billisti 4	de Complete Military Section (Sec	5	Allendar Allendar (1997) Allendar		ne alektrik et en skrevatare	Retributation (caucativa			Marie Care Care Care Care Care Care Care Car		er awe'r se ergonen	ia antinina i i i de de de la color de la Tada (en la Tada (en la Tada (en la Tada (en la Tada (en la Tada (en	en et et skriget gevel
												CONTROL	PANEL M	ARKINGS						F F	NOTE: REVISION INFORMATION REFLECTED ON THE IS DRD, WHICH IS A PART	SUE CONTROL REC-		^
		NOTE		FOR NOTE	S.				- Harlands			CONTROL FOR YESU (SEE	805,07,0 FIGURE 4 ITION NO.					· · · · · · · · · · · · · · · · · · ·					ISSUE DATE AUTH.	3-R
_	MARKINGS NO.	ASSOC.		SET TYPE	ΑI	A2	А3	Α4	A 5	A6	ВІ	B2	В3	B4	В5	В6	CI	C2	С3	C4	C5	C6	2 1-15-69 96 482 - 3 5-15-69 99159 - 4 6-19-69 99306	
	ı	809/	AA	RO							INTRPT .		OUT OF SERVICE	ERROR	PAPER ALARM	PTR EOL								
	2	809/	AB	RO							INTRPT	OFFLINE	HERE IS		ALARM	PTR EOL							1	
	3	805/	АА	KSR							INTRPT	HERE IS	OFF LINE	OUT OF SERVICE	ALARM	PTR EOL							1	
	4	805/	AB	KSR	INTRPT	PROCEED		HERE IS		OFF LINE								OUT OF SERVICE	ERPOR		PAPER ALARM	PTR EOL		
	5	805/ 807/		KSR		OFF LINE											INTRPT.	PROCEED,	HERE IS		ALARM	PTR EOL		-
	6	807/	AA	ASR	к	кт	т	TTS	TTR	OFF. LINE							INTRPT	HERE IS	PROCEED	KBD EOL	PA PER AL ARM	PTR EOL		
	,7	807/	AA	ASR	PUNCH CN	PUNCH LOCAL	READER LOCAL	PRINTER LOCAL	KBD LOCAL								INTRPT	HERE 1S	PROCEED	KBD EOL	PAPER ALARM	PTR EOL		
	8	807/	AB	ASR	INTRPT	PROCEED		HERE IS			К	кт	т	T TS	TTR	OFF LINE		OUT OF SERVICE	ERROR	KBD EOL	PAPER ALARM	PTR EOL		С
	9	807/	АВ	ASR	INTRPT	PROCEED		HERE IS		READER AUTO	PUNCH ON.	PUNCH LOCAL	READER LOCAL	PRINTER LOCAL	K BD. LOCAL			OUT OF SERVICE	ERROR	K B D EOL	PAPER ALARM	PTR EOL		
	10	807/	AC	ASR	READER AUTO	KBD LOCAL	PRINTER LOCAL	READER LOCAL	PUNCH LOCAL	PUNCH ON							INTRPT	PROCEED	HERE IS	KBD EOL	ALARM	PTR EOL		
_	11	807/	AD	ASTR	SINGLE BID	RE PEAT BID			SEND	RECEIVE	PUNCH ON	PUNCH LOCAL	READER LOCAL	PRINTER LOCAL	KBD LOCAL		BUZZER OFF	ERROR	SEND ALARM	OUT OF SERVICE	PAPER OUT	EOL		F
	12.	809/	AC	RO .							OFF LINE	RECEIVE	BUZZER OFF	ERROR	OUT OF SERVICE	PAPER								
	13	809/	AD	RO							INTRPT		OFF LINE		ALAŔM	EOL								WDP
	14	805/	AD	KSR							INTRPT	PROCEED	OFF		ALARM	EOL							SEE ISSUE CONTROL RECORD FOR COM- PLETE LIST OF SHEETS COMPRISING THIS	.
	15	807/	AC	ASR		KBD LOCAL	PRINTER LOCAL	READER LOCAL	PUN CH LOCAL	PUNCH ON							INTRPT	PROCEED		EOL EOL	ALARM	PTR EOL	W.D. SHEET 5	
																							ANALYSIS	
																							CHART FOR	
																							MODEL 37 CONTROL	E
•																							PANEL ARRANGEMENTS	
																							APPROVALS	
																							D AND R E OF M	
																							E-NUMBER	
E .																							PROD. NO. 8365WD DATE 4/18/68	F
																							P.D. FILE NO. G-A354AA	
																							DRAWN REG CHKD.	
	į.																						TELETYPE	
																							CORPORATION	
																							8365WD	
9 TC 434 (2-43)		1		T		2	1	3	wet with a second control		4	27 - 13, 130, 131, 131	5 - Mayarpin Linux	egan man en en en en grafia en en	the tribal persept	6 Gengalerinaazaz		j .a. ta ay a arts			Burner of the state of the stat		•	



CIRCUIT DESCRIPTION OF THE POWER SUPPLY AND REGULATOR (ASSEMBLY NUMBER 327803)

TABLE OF CONTENTS

SECTION	DESCRIPTION	TOTAL PAGES IN SECTION
I	General Technical Information	3
11	Detailed Description and Theory of Operation	4

NOTE: REVISION INFOR-MATION MUST ALSO BE | SEE ISSUE CONTROL REFLECTED ON THE ISSUE | RECORD FOR COM-CONTROL RECORD, WHICH IS A PART OF THIS DRAWING.

CIRCUIT DESCRIPTION OF THE POWER SUPPLY AND REGULATOR (ASSEMBLY NUMBER 327803)

SECTION I

GENERAL TECHNICAL INFORMATION

BASIC FUNCTION 1.

- The 327803 multi-voltage power supply converts A.C. power to D.C. power appropriate forthe operation of integrated circuits, discrete semi-conductor circuits, solenoids, and other devices.
- The design of this unit provides economically and reliably the properties herein specified.
- This unit is classified as basic equipment for the Teletype Model 37 KSR and ASR sets, is factory assembled, and is not construed as accessory equipment. No accessory mechanisms or parts are required after final production assembly.
- 2. GENERAL TECHNICAL DATA
- 2.1 Input Characteristics
- 2.1.1 Primary Power

Primary power must be supplied by a 117 volt -10%, 60 -1% Hz source capable of supplying approximately 270 volt amps. of power.

2.2 Output Characteristics

2.2.1 Nominal +12.5 Volt Output

The nominal +12.5 volt output exhibits a low output impedance due to ferro-resonant transformer action. The maximum worst case ripple voltage is approximately one volt peak to peak with all windings fully loaded and the worst case combination of line voltage and line frequency. This output does not exceed +13.75 volts ($I_L^T = 0.5$ amps., $I_L^T = 3$ amps.) with respect to ground, with the worst case combination of line voltage and line frequency and does not fall below +11.65 volts, all windings fully loaded with the worst possible combination of line voltage and line frequency. This output is capable of supplying 7.0 amps. at voltages within the limits specified at temperatures ranging from 0°C to +70°C.

2.2.2 Nominal - 12.5 Volt Output

The nominal -12.5 volt output exhibits a low output impedance due to ferro-resonant transformer action. The maximum worst case ripple voltage is approximately 800 millivolts peak to peak with all windings loaded and the

> NOTE: REVISION INFOR-MATION MUST ALSO BE ! SEE ISSUE CONTROL REFLECTED ON THE ISSUE CONTROL RECORD, WHICH IS A PART OF THIS | COMPRISING THIS DRAWING.

RECORD FOR COM-1 PLETE LIST OF SHEETS

worst case combination of line voltage and line frequency. This output does not exceed -13.88 volts with respect to ground ($I_L^* = 3.0$ amps., $I_L^* =$ 0.75 amps.) with the worst case combination of line voltage and line frequency and does not become more positive than -11.13 volts, all windings fully loaded and the worst case combination of line voltage and line frequency. This output is capable of supplying 3.0 amps. at voltages within the limits specified at temperatures ranging from 0°C to 70°C.

2.2.3 Nominal +5.25 Volt Output

The nominal +5.25 volt output has an output impedance of approximately 12 milliohms. The maximum worst-case ripple voltage is approximately 15 millivolts at full load. This output is capable of being adjusted to within -1% of the nominal value by means of a resistor clipping scheme. At elevated temperature (70°C) the output voltage must be equal to or greater than +5.0 volts ($I_{I} = 3.0$ amps.). The maximum current capability of this output is 3.0 amps.

2.3 Additional Features

- 2.3.1 An additional high current ground is provided for electrical noise producing circuits to reduce coupling into integrated circuitry.
- 2.3.2 A 12 volt AC output is available (wave form approximates a square wave).

2.4 Temperature Range

The power supply will operate continuously fully loaded in ambient temperatures ranging from 0°C to 70°C. Non-operating storage temperatures range from -40°C to +70°C.

2.5 Mounting, Marking, and Finishing Requirements

- The power supply base is constructed of steel. All aluminum parts 2.5.1 are anodized.
- The power supply unit is appropriately mounted in a steel frame 2.5.2 which houses the electrical service unit.
- Circuit identification symbols are stamped on the base plate or mounting bracket adjacent to the designated apparatus.
- All areas exceeding 160°f are stamped "HOT". The maximum temperatures are based on the worst-case conditions resulting from operation with line voltage ±10% of nominal, line frequency -1% of nominal, and an ambient temperature of 110°f.
- All areas containing high voltage terminals are stamped "DANGER, HIGH 2.5.5 **VOLTAGE***.

NOTE: REVISION INFOR-MATION MUST ALSO BE | SEE ISSUE CONTROL MEFLECTED ON THE ISSUE CONTROL RECORD, WHICH ! PLETE LIST OF SHEETS IS A PART OF THIS COMPRISING THIS

RECORD FOR COM-W.J.

OUTPUT VOLTAGE	MAXIMUM AVERAGE LOAD CURRENT	*OVERALL LOAD/LINE REGULATION	RIPPLE (MAX.)
+12.5V (Nom.) @I- = 3A	7.0 Amps	+10%,-7% (0.5A to 3A) ± 7% (3A to 10A)	1 Volt (p-p)
-12.5V (Nom.) @I+ = 3A	3.0 Amps	± 5% (0.75A to 3A)	800 mv. (p-p)
5.25V ⁺ 1% RL = 4.~	3.0 Amps	± 5% (OA to 3A)	15 mv. (p-p)

- Overall load/line regulation defines the maximum deviation from the specified nominal output voltage due to the worst case combinations of primary frequency, primary voltage, load current, ** winding interaction, and temperature.

- Winding interaction is defined as the variation of one voltage due to a load change on any other from no load to full load.

Temperature Range - 0°C - 70°C Frequency Range - 60 ± 1% HZ Line Voltage Range - 117VAC ± 10%

MOTE: REVISION INFOR-MATION MUST ALSO BE REFLECTED ON THE ISSUE CONTROL RECORD, WHIICH IS A PART OF THIS REMINING.

SEE ISSUE CONTROL
RECORD FOR COMPLETELIST OF SHEETS
COMPRISING THIS
W.D.

SECTION II

DETAILED DESCRIPTION AND THEORY OF OPERATION

1. ASSOCIATED DOCUMENTS

1.1 Regulator card assembly drawing and power supply schematic, 303150 (EC150) and 8358 WD, respectively.

DETAILED DESCRIPTION

2.1 A ferro-resonant transformer T_1 , steps down primary voltage. The secondary center-tap is grounded so that full-wave rectification can be obtained and secondary waveform is rectangular (due to transformer saturation). A rectifier bridge assembly, CR_1 , rectifies the secondary waveform and capacitors C_2 and C_3 provide the required filtering action.

The nominal $\frac{+}{2}$ 12.5 volt DC outputs obtain their regulations from T₁. These outputs provide power for the regulator, solenoids, and lamp driver amplifiers. The + 12.5 volt DC output is fused at 7.0 amps by f₁ and the - 12.5 volt DC output is fused at 3.0 amps.

2.2 The + 5.25 volt output is regulated by a series-type negative feedback regulator. A regulator of this type can be broken down into a functional block diagram which describes the circuit. (See Section II-3)

The comparing element detects an error signal due to input and/or load variations, compares this signal to a fixed reference voltage, amplifies this signal, and in proper phase supplies a correction signal to the series control element. The series control element adjusts its voltage drop to compensate for output voltage variations. The pre-regulator supplies proper bias current for the control and comparing elements and decreases the per cent regulation.

THEORY OF OPERATION

3.1 A differential pair of transistors, Q4 and Q5, function together as a comparing element. A darlington pair of transistors, Q1 and Q3 function as a composite series pass element. Transistor Q2 acts as a constant current source which provides base drive for Q3, collector current for Q4, and collector current for Q5. The output voltage is adjustable by properly clipping the resistors shunting R6. (See Section II-3)

Upon application of power, the regulator is held off until C5 charges adequately to turn on Q2. With Q2 on, adequate Q3 base current allows the output voltage to stabilize. The base of Q5 is referenced to CR1. Because of differential amplifier operation, VR6 approximately equals V_{CR4}. If the output voltage tends to increase, a portion of this output voltage change (B Vo) appears across R6. As a result, Q4 collector current increases and the overall base drive of the composite pass element decreases, causing an increase of Q1 collectoremitter voltage. Conversely, decreases in output voltage tend to decrease Q4

NOTE: REVISION INFORMATION MUST ALSO BE
REFLECTED ON THE ISSUE
CONTROL RECORD, WHICH
IS A PART OF THIS
DRAWING.

SEE ISSUE CONTROL RECORD FOR COM-PLETE LIST OF SHEETS COMPRISING THIS W.D.

A 6


collector current and increase the overall base drive current to the composite pass-element, causing a decrease of Ql collector-emitter voltage. The push-pull operation of C4 and Q5 tends to keep the emitter current of Q2 relatively constant. C6 stabilizes the comparing amplifiers and prevents high frequency oscillation. The resistor clipping network R11 through R13, effectively changes the base drive current of Q4. This action changes the collector current and the overall base drive to the series pass element. The clipping scheme sets the collector-emitter voltage of Ql so that the output voltage is within the desired range.

All integrated circuitry is protected from over-voltage by a crowbar trigger circuit.

Application of negative voltages to logic circuitry is prevented by CR3. If the regulated output decreases to approximately -0.7V with respect to ground, CR3 will be forward biased. As a result, f1 and f3 blow.


> NOTE: REVISION INFOR-MATION MUST ALSO BE | SEE ISSUE CONTROL REFLECTED ON THE ISSUE | RECORD FOR COM-CONTROL RECORD, WHICH ! PLETE LIST OF SHEETS IS A PART OF THIS | COMPRISING THIS DRAWING.

I W.D.



NOTE: REVISION INFOR-MATION MUST ALSO BE ! SEE ISSUE CONTROL REFLECTED ON THE ISSUE | RECORD FOR COM-CONTROL RECORD, WHICH | PLETE LIST OF SHEETS IS A PART OF THIS COMPRISING THIS DRAWING.

49





	SHEET	0.7000107:01:									ı	1	/		ISS	SUE	NU	MB	ER											
DRAWING NO.	NO.	DESCRIPTION	I	2	3	4	5	6	7	8	9	10	11	12	13	4	5 16	3 17	18	19	20	21	22	23	24 2	25 2	6 27	28	293	Ю
7856WD	1	OPTION ANALYSIS CHART	1	1	1	1	2	2	2	2	2	2	2						_	_		ļ								
8399WD	1	TRUTH TABLES AND LOGIC SYMBOLS	1	1	1	1	1	1	1	1	1	1										ļ								
8371.WD	1	SCHEMATIC DISTRIBUTOR LOGIC	1	1	1	1	1	1	1	1	1		1									<u> </u>								
8371WD	2	SCHEMATIC DISTRIBUTOR LOGIC	1	1	1	1	1	1	1	1		1	1								_	ļ								
8773WD	1	SCHEMATIC KSR SEND CONTROL	1	1	1	1	1	1	1	ı	ı	1	1					_			_									
8773WD	2	SCHEMATIC KSR SEND CONTROL	1	1	1	1	1	1		i	1								ļ									\coprod	\downarrow	
8387WD	1	SCHEMATIC KSR MODE CONTROL	1	1	1	1	1	1	1	١	2	2	3						_		\perp	ļ			\perp		\perp		\perp	
8383WD	1	SCHEMATIC RECEIVE CONTROL (W/REGENERATOR)	1	1	1	2	2	2	2	2	2	2	2													\perp		\coprod	\perp	
8383WD	2	SCHEMATIC RECEIVE CONTROL (W/REGENERATOR)	1	1	1	1	1	1	1	ı	1	1	1						$oldsymbol{\perp}$									Ш		
8388WD	1	SCHEMATIC CHANNEL CONTROL	1	1	1	1	1	1	1	ł	1		ı																	
8388WD	2	SCHEMATIC CHANNEL CONTROL	1	1	1	2	2	2	2	2	2	2	2																	
8388WD	3	SCHEMATIC CHANNEL CONTROL	1	1	1	1	1	1	1	١	1	ı	ı																	
8374WD	1	SCHEMATIC KEYBOARD CONTROL	1	1	1	1	1	1	ı	ı	1	ı	ı																	
8377WD	1	SCHEMATIC ALARMS AND CONTROL	1	1	1	1	1	1	1		ı	ı	1																	
8370WD	1	SCHEMATIC RECEIVING DEVICE	1	1	1	1	1	1	1	١	ı	ı	ı																	
8369WD	1	ACTUAL AND SCHEMATIC FOR 327801 ANSWER BACK	-	-				-	4	4	4	4	4																	
8376WD	1	SCHEMATIC ANSWER BACK DRIVER							3	3	3	3	3																	
8389WD	1	SCHEMATIC TWO COLOR RIBBON CONTROL							1	ı	ı	ı	ı																	
	1																													
																1					1									
																1														
			T																T	T										
TELETYPE CORPORATION		NOTE : THE LAST COMPLETED COLUM	ANI	IAID	IC A		——- Tu		AT.		T 10	·) C D	~	1410									SHEE	- 1	.OF		


		WIRING DIAGRAM PACKAGE FOR CI	RCI	JIT	C	ARD	SE	ET	332	259	5 (KŞI	₹)				<u> </u>										WDP	01	26		
DRAWING NO.	SHEET	DESCRIPTION					,		,		+		. /				. 1														
	NO.		1	2	3	4	5	6	7	8	9	10	111	12	13	14	15	16	17	18	19	20 2	21/2	22/2	23	24 2	5 26	27	28	29	13
303149	1	CIRCUIT CARD RECEIVING DEVICE	4	4	4Α	4Α	4Α	4Α	44	6	6	6	6	<u> </u>			\perp	_		_	\downarrow		1						ļ	_	\perp
3220 59	1	CIRCUIT CARD DISTRIBUTOR LOGIC	2	2	2 A	2 A	2 A	2A	2A	4	4	4	1							\downarrow		_	\downarrow					ļ	<u> </u>		\perp
322044	1	CIRCUIT CARD KEYBOARD CONTROL	5	5	5	5	5	5	5	6	6	6	6																		
322050	1	CIRCUIT CARD ALARMS AND CONTROLS	3	3	3	3	3	3.	3	4	4	4	4												•						
322304	1	CIRCUIT CARD KSR SEND CONTROL	-	-	1	1	1	1	1	1	1	1	1																		
322062	1	CIRCUIT CARD RECEIVE CONTROL (W/REGENERATOR)	3	3	3	3A	3A	3A	3.4	4	4	5	5																		
322067	1	CIRCUIT CARD KSR MODE CONTROL	4	4	4	4	4	4	4	4	4	4	5																		
322068	1	CIRCUIT CARD CHANNEL CONTROL	5	5	5B	5B	5B	5B	5B	7	7	7	7																		Ī
322047	1	CIRCUIT CARD ANSWER BACK DRIVER							1	5	6	6	6																		
322070	1	CIRCUIT CARD TWO COLOR RIBBON CONTROL							1	4	4	4	4																		Ī
																							1								T
										T												1	1		1						t
																					1	1		\dashv	7			<u> </u>			t
										T	T	1										1			1	1	+				t
<u> </u>								 		T	T	†						1		1	+	+	1	+	1	+	+				t
					 	<u> </u>				+	T	+					1				+	\forall	\dashv	+	\top			<u> </u>	 		\dagger
							_			╁╌	\dagger	\dagger	1				1				+	\dagger	_	\dashv	+	+	+			+	+
								-		+-	\dagger	\dagger	\dagger	<u> </u>			+	_		+	+	+	\dashv	\dashv	+	+	+	+-	+	\vdash	+
					-		-	<u> </u>		\dagger	T	+	\dagger	\vdash			1		1			\dashv		-	_	+-	+		 -	+	+
						-			ļ	+-	+	 	+	 			+				1	\dashv		\dashv	1	_	+	+	-	-	+
		:	-			-	-	ļ		-	1	-	-				+	-		\dashv	+	+	-	+	\dashv	+-	+	-	 	-	+
			-		_		-	-	-	+	+	-	-				-	\dashv	-	-	\dashv	+	\dashv	\dashv	+	-	+	-	 	-	+
,						-	-	-	-	+	+	+	-	_			\dashv	-	\dashv	\dashv	\dashv	-	-	+	+	-	+	-	 		+
			-		-		-	<u> </u>	-	╁	+-	-	-				\dashv			_	-	-		\dashv			-	-		-	+
						-			-		+	-	-	-			-				\dashv	\dashv	-+	-	+	-	+	-	+	-	+
			-							+	-	+	-	-			+	-	\dashv	+	-	_	-		-	-	+	-	-	+-	+
					-		_		_	-	-	-					-	\dashv	\dashv		+	-	-	_	-	_	-	-	_	+	+
TELETYPE		NOTE: THE LAST COMPLETED COLUM																							_		HEET	<u> </u>		<u>_</u>	1


	T	WIRING DIAGRAM PACKAGE FOR T	1														11.15										012		_
DRAWING NO.	SHEET NO.	DESCRIPTION		2	3	4	5	6	7	8	41	101	1 12			E 1				9 2	20 2	212	22	3 24	25	26	27/2	82	, ç
8371 WD	CD- ALL	CIRCUIT DESCRIPTION-DISTRIBUTOR LOGIC		1	1		1	1	i	1	Ť	1	1															Ť	_
8773WD	CD- ALL	CIRCUIT DESCRIPTION-KSR SEND CONTROL	1	1	1	1	1	1	1	1	2	2	2					1											
8387WD	&Pī	CIRCUIT DESCRIPTION-KSR MODE CONTROL	1	1	2	2	2	2	2	2	2	2	3							T								T	_
8383WD	&PT	CIRCUIT DESCRIPTION-RECEIVE CONTROL	1	1	1	_	1	1	- 1	- 1	2	- 1	2	T														1	_
8388WD	CD- ALL	CIRCUIT DESCRIPTION-CHANNEL CONTROL	1	1	1	1	1	1	_	. 1	2		2					\dashv											-
8374WD	CD- ALL	CIRCUIT DESCRIPTION-KEYBOARD CONTROL	1	1	1	1	1	1		. 1	1	ı	1															T	
3377WD	CD- ALL	CIRCUIT DESCRIPTION-ALARMS AND CONTROL	1	1	1	1	1	1	1	ı	1	1	1																•
370WD	CD-	CIRCUIT DESCRIPTION-RECEIVING DEVICE.	1	1	1	1	1	1	1	1	1	1	1	T														T	•
376WD	CD-	CIRCUIT DESCRIPTION-ANSWER BACK DRIVER	Ŀ					4	.1	2	2	2	2																,
	1								1												1							T	•
389WD	CD-	CIRCUIT DESCRIPTION-TWO COLOR RIBBON CONTROL							1	1	1	1	1															T	•
											\exists																		•
· · · · · · · · · · · · · · · · · · ·													T										T						•
																					\top	1							
								1			7										1							1	•
											1		\top	T	T						\top	1							•
			1								1								1	\dashv								\top	
								1						1							1						\top		•
											1			T								\top						T	•
		•	1								1			1						1		1						1	
	†											1		\top								\top	T					\top	
	1		T											-														\top	
The second secon		•	1																									+	
		•									_												1					\top	
																					1							\top	
			1									\top		+										+			1	\top	•
TELETYPE		NOTE : THE LAST COMPLETED COLU				نــــا										4								+			3 or		,


NO.	NOTES	2	3	•	5	6	7	<u> </u>
	THE FOLLOWING PROCEDURE SHOULD BE FOLLOWED WHEN INSTALLING CIRCUIT CARD OPTIONS:							7856 WD
	A. TURN POWER OFF B. LOCATE CARD POSITION GIVEN IN INSTALLATION PROCEDURE.		TION ARRANGEMENTS	DESCRIPTION	APPLICATION	ASSEMBLY AFFECTED	INSTALLATION PROCEDURE	REVISIONS ISSUE DATE AUT
	C. CHECK POLARITY OF CARDS (NOTCHES) AGAINST POLARITY OF CARD CONNECTOR.(SMALL TAB IN CONNECTOR) D. INSTALL CARD.			CHARACTER COUNTER & CONTROL	ASR	322045	INSTALL PIGGY-BACK ON CARD ASSEMBLY 322045 POSITION XZ 301. 1. REMOVE STRAP "A" WHEN "NU-LINE" IS NOT IMPLEMENTED IN PRINTER.	2 3-17-69 9690
2.	THE FOLLOWING PROCEDURE SHOULD BE FOLLOWED WHEN INSTALLING CABLE OPTIONS: A. TURN POWER OFF. B. IDENTIFY WIRES AND TERMINALS TO BE CONNECTED PER INSTALLATION					322,055	INSTALL IN POSITION XZ303. I. PROGRAM PI-P24 FOR A COUNT OF 66 AS FOLLOWS, STRAP P3-P18, P6-P19, P8-P20, P10-P21, P12-P22, P13-P23, P2-P17 2. FOR OTHER COUNTS REFER TO 8380WD-CD.	
	PROCEDURE. C. INSTALL PUSH-ON TERMINAL CONTACTS DIRECTLY OVER ALLOTTED TERMINALS ON WIRING FIELD TERMINAL BOARD. D. DO NOT SHORT OR BEND TERMINALS ON WIRING FIELD TERMINAL BOARD.	x		IO/II UNIT CODE ISO WPM	RO/KSR ASR	322067 322066	PROGRAM CIRCUIT CARD ASSEMBLY AFFECTED. POSITION XZ 105 AS FOLLOWS: I. 10 UNIT DO NOT REMOVE STRAP "A".	
3	IN REMOVING CIRCUIT CARD STRAP OPTIONS CARE SHOULD BE TAKEN TO AVOID A. DAMAGE TO ADJACENT COMPONENTS AND CIRCUIT BOARD. B. SHORTING REMAINING PORTION OF STRAP TO ADJACENT CIRCUITS. C. LITTERING CARD WITH CUT STRAPS. IN ADDING CIRCUIT CARD STRAP OPTION TO PREVIOUSLY PROGRAMMED CARDS.	x		HALF & FULL DUPLEX	KSR /ASR	322062	PROGRAM CIRCUIT CARD ASSEMBLY AFFECTED POSITION XZ 107 AS FOLLOWS:(FIELD MODIFICATION ONLY, CARD TO BE SHIPPED WITH ALL STRAPS. 1. DEDICATED HALF DUPLEX-REMOVE STRAPS "B" 2. DEDICATED FULL DUPLEX - REMOVE STRAPS "A" 3. LINE CONTROL OPERATION - REMOVE STRAPS "A B & C". 4. CHECK MECHANICAL PORTIONS OF STUNT BOX FOR APPROPRIATE CODES.	
	SOLDERING IRON NOT LARGER THAN 25 WATTS SHOULD BE USED. CARE	×		RECEIVER STATUS ALARM	KSR/ASR	322062	I. REMOVE STRAP "C"	
5.	SHOULD BE TAKEN TO AVOID DAMAGING ADJACENT COMPONENTS OR CIRCUIT BOARD REFERENCES TO 8365WD, PRINTER, AND	x		MOTOR CONTROL (DATAPHONE) EOT AND ALARM DISCONNECT.	RO/KSR/ASR	322068	PROGRAM CIRCUIT CARD ASSEMBLY AFFECTED POSITION XZ 109 AS FOLLOWS: I.REMOVE STRAPS "D, E, G, H, K, M, Y." DONOT REMOVE STRAPS "A, B, C, F, L."	
	STUNT BOXES INDICATE THAT OPTION IS PART ELECTRICAL AND MECHANICAL.	x		AUTOMATIC READER AND PUNCH CONTROL	ASR	322079	I. INSTALL CIRCUIT CARD ASSEMBLY IN POSITION XZ 304. 2. PROGRAM CONTROL PANEL PER 8365 WD. 3. CHECK MECHANICAL PORTIONS OF STUNT BOX FOR APPROPRIATE CODES.	
						322054	REMOVE STRAP "A" OF CIRCUIT CARD ASSEMBLY POSITION XZ 108 OF R-T ELECTRICAL SERVICE UNIT.	
		x		TWO COLOR RIBBON.	RO/KSR/ASR	322070	I. INSTALL CIRCUIT CARD ASSEMBLY AFFECTED IN POSITION XZ 405. 2. CHECK PRINTER AND STUNT BOX FOR APPROPRIATE MECHANISM & CODES.	MODEL 37
				ANSWER BACK	RO/KSR/ASR	327801	I, INSTALL THIS SELF CONTAINED ASSEMBLY IN POSITIONS XZ 3IO – XZ 3I5. 2 INSTALL CABLE ASSEMBLY 326575 AS FOLLOWS: WIRE COLOR WHITE - BROWN WHITE - BROWN WHITE - RED A 2 WHITE - ORANGE A 3 WHITE - YELLOW A 4 WHITE - BLUE A 6 WHITE - BLUE A 6 WHITE - PURPLE A 7 WHITE - SLATE A 8 WHITE - SLATE WHITE - BLACK GREEN - SLATE J 3 BLUE - GREEN RED - BLUE C 3 YELLOW A 13 GREEN A 14 BLACK BLUE BROWN D 3 BROWN E 3	APPROVALS D AND R E O E-NUMBER PROD. NO. 7856 WD. DATE 9-4-68 P.D. FILE NO. G-A354AA DRAWN W.P.B. CHKD. ENGD. M.J.R. APPD.
								TELETYPE CORPORATION 7856 WE
			3	4	5			










































































NO.

NOTES


I INTEGRATED CIRCUIT ELEMENT LOCATION ON CIRCUIT BOARD

MAL D 2

ROW

COLUMN INTEGRATED CIRCUIT

- 2 SEE SPECIFICATION MR2.001 FOR CIRCUIT BOARD REQUIREMENTS.
- 3 REFERENCE SPECIFICATION FOR TELETYPE CORPORATION EMPLOYEES ONLY: 61,510S
- 4 ASSOCIATED SCHEMATIC IS 8389WD



				CUIT CARD EC		ľ		
	REF. DE SIG.	TELETYPE PART NO	TOTAL	NAME AND DESCRIPTION	LOCATING FUNCTION	32 2070		70
R1,2,3,4		320275	4	RES FIXED LOK	1/44	REVISIONS		
	R5 R7 . R8	137602 321213	1	" " 470	1/2W 1/4W	ISSUE		AUTH, NO.
R9, P10, 14		182514 315958	3	" " 91 " " 3.6K	1/2W 1/4W	•	11-15-6	
K11.K14	R13	315971		• • 680	1.44			
	R6 Cl.C2	137439 326590	1	820 CAPACITOR 10 MFD	1/2W 50V DC			
	C3	312385		" 0.1 MFD	50Y DC TOV SC			
CRI, CR2	C4	327831 321 949	2	DIODE INVOOZ	a r			
	01.02	315931	2	TRANSISTOR 20363				
	03.0	324656	2	- 2135				
	MLAI		丁	INTEGR. CIRC. 846				
	MLBI	326862		" " 862				
		39603RM	2	STRAPS 20"				
		39603RM		1.15"				
		326534		CIRCUIT BOARD				
1								
ļ								
ļ								
}			-					
Ţ			\Box					
t								
}				V				
-								
}			_				SHEET	1
ļ			\Box					
t								
}							TWO C	OLOR
							RIBB	ON
ŀ							CONTR	OL
-								
								OVALS
							ND D	E OF M
						24	S m	N.
ŀ						E-NUMB	ER	
-						PROD N	0 3220	70
						DATE	11-14-0	57
						R&D FI	LE G-A3	
							W. P. B.	
						ENGD.	R.E.L.	APPD
			-			1	relet	
							CORPOR	ATION
							7 2 20	70
}							3220	70
<u> </u>								

CIRCUIT DESCRIPTION OF THE ELECTRONIC TRANSMITTING DISTRIBUTOR (ASSEMBLY NUMBER 322059)

TABLE OF CONTENTS

Section		In Section
ı	General Technical Data	4
11	Detailed Description and Theory of Operation	7

NOTE: REVISION INFOR- i MATION MUST ALSO BE | SEE ISSUE CONTROL REFLECTED ON THE ISSUE | RECORD FOR COM-CONTROL RECORD, WHICH | PLETE LIST OF SHEETS IS A PART OF THIS COMPRISING THIS DRAWING.

81

W.D.

CIRCUIT DESCRIPTION OF THE ELECTRONIC TRANSMITTING DISTRIBUTOR (ASSEMBLY NUMBER 322059)

SECTION I

GENERAL TECHNICAL DATA

1. BASIC FUNCTION

- 1.1 The 322059 Circuit Card Assembly is an Electronic Transmitting Distributor with Control Character Detection. The device converts parallel input signals to serial output signals of either 10 or 11 unit code. The parallel input consists of eight information levels (bits). The serial output consists of a start bit, eight information bits, and one or two stop bits. The telegraphic speed is determined by an external oscillator.
- 1.2 In addition to the basic data transmitting function of the assembly, several other functions are provided. These functions are:
- 1.2.1 Responds to a character delete signal (blind), and inhibits transmission of a character.
- 1.2.2 Recognizes ASCII control characters (6th and 7th level spacing), except ESC and electronically delays the transmission of the next character. The delay interval is a fraction more than a character length, depending upon the character unit code.
- 1.2.3 Recognizes ASCII control character ESC (11011000) and electronically adds a one character delay after the character following the ESC character.
- 1.2.4 Provides an output signal which indicates that a character is stored in the register and can be decoded.
- 1.2.5 Provides an output signal which is used to sample conditions prior to the parallel data input sample.
- 1.2.6 Provides an output signal which indicates that another character may be distributed.

2. GENERAL TECHNICAL DATA

2.1 Input Characteristics

The inputs to the assembly are all nand type integrated Diode Transistor Logic (DTL) inputs. Each DTL input is approximately a 1.4 ma load to the device sinking current from it. At no time should any of these inputs be more positive tham 8 volts or more negative than -.7 volts.

2.1.1 Take Character (TC) (Pin 10)

The TC input controls the start of the distribution cycle. When the input is in the 0-state, less than 0.5V, it indicates that a character is available for distribution. Once distribution has commenced, this input will have no further effect until the end of the cycle. This input must be low for at least .25 of a bit before it will be recognized as a legitimate start signal. The device driving the input must be capable of sinking one DTL load.

2.1.2 <u>Lata Input (Pins 18, 19, 20, 21, 25, 26, 27, 28)</u>

The device driving these inputs must be capable of sinking one DTL load. These inputs will only have effect on the distributor from .5 to .75 of a bit after the TC input first reverts to the low state. At all other times these inputs will not affect the distributor.

2.1.3 Blind Input (Pin 4)

A momentary low on this lead blinds the line to the distribution of the following character. The device driving this input must be capable of sinking four DTL loads. This input should never be allowed to revert to the O-state except when the PNC output is low. Otherwise, the line would be blinded somewhere in the middle of a character, resulting in an errored character being transmitted. The low on the blind input must be removed before the end of the blinded character to allow the distributor to reset the Output Blind Latch.

2.1.4 <u>Control Character Latch (CC(NOT)Inhibit)(Pin 7)</u>

This input is grounded to disable the control character blind feature (See Paragraph 1.2.2). The device driving this input should be capable of sinking three DTL loads.

2.1.5 Register Condition (TCS)

This input may be grounded in order to clear the register. This may be a requirement in some applications where at times certain characters will not be transmitted. The device driving this input should be capable of sinking three DTL loads.

2.1.6 F X 32 (Pin 35)

This input is from an external oscillator. The frequency of the oscillator must be 32 times the desired bit-rate. The device driving this input must be capable of sinking two DTL loads.

2.1.7 <u>10-11 Unit Option (Pin 11)</u>

This input is grounded when the distributor is operating with a 10 unit character code. It is opened or high for 11 unit operation. The device driving this input must be capable of sinking one load.

2.2 Output Characteristics

The outputs from this assembly are all nand type Diode Transistor Logic (DTL) outputs. The outputs will be rated by the number of DTL loads it can sink. Each DTL load is approximately 1.4 ma.

2.2.1 Present Next Character (PNC) (Fin 9)

This circuit is capable of driving eight DTL loads. When the distributor is idle, this output will be 0-state (approximately .3V).

84

2.2.1 (Continued)

When this output is low, a character may be presented for distribution. It will revert to the 1-state (approximately Vcc) at the beginning of a distributor cycle. It will remain in the 1-state until the character has been distributed, at which time it will revert again to the 0-state.

2.2.2 Serial Data Output (Pin 12)

A mark signal is represented by a 1-state at this output and a space signal by the 0-state. This output sinks up to eight DTL loads.

2.2.3 Control Character Recognition [CC (NCT)] (Pin 7)

This output is the same as the Control Character Lat & Inhibit input. This output will change from the 0-state to the 1-state when a control character is recognized, and will remain in the 1-state for a time duration of 1.1 characters. It is capable of sinking six DTL loads.

2.2.4 Clock Pulse (CP) (Pin 3)

The clock pulse output is a timing output. This output reverts to the one state for approximately .12 of a bit, occuring at the trailing edge of each transmitted bit.

2.2.5 Register Sample [RS (NOT)] (Pin 6)

The Register Sample output is approximately .12 bits in duration occurring between .75 to .87 of a bit following the start of the distributor. When this output reverts from its normally low state to the 1-state, it indicates that a character is in storage, and the parallel data outputs of the register may now be sampled. This output is capable of sinking current from seven additional DTL loads.

2.2.6 Parallel Data Outputs (Pins 14, 17, 29, 31)

When these parallel outputs are in the l-state it indicates that a mark is stored in the particular position that the given lead is monitoring. These outputs are capable of sinking seven DTL loads.

2.2.7 Parallel Data Cutputs (Fins 13, 15, 16, 22, 23, 24, 30, 32)

When these parallel outputs are in the 1-state it indicates that a space is stored in the particular position that the lead is monitoring. Pins 13, 15, 16, 22, 23, and 32 are capable of sinking six DTL loads. Pins 24 and 30 are capable of sinking five DTL loads.

2.2.8 Shift Control Sample (SCS) (Pin 5)

The output of SCS reverts to the 0-state from .25 to .5 of a bit after the start of the distributor. It is a timing signal occuring prior to

Teletype Corporation R & D Organization

2.2.8 (Continued)

the character sample, and may be used to set up characters in external logic prior to the character sample by the distributor.

2.2.9 Stop Output (SP) (Pins 33, 34)

Pin 33 is in the 1-state when a stop bit is set in the SP Flip-Flop. This is a timing signal which may be used by external logic to identify that a character is being distributed. Pin 33 is capable of sinking four DTL loads Pin 34 is capable of sinking five external DTL loads.

2.3 <u>Size</u>

The distributor is a 5-3/4 inch by 4-1/4 inch circuit card which mates with a standard 36 pin circuit card connector.

2.4 Options Available

- 2.4.1 The distributor may be changed from eleven unit code to ten unit code by grounding Pin 10.
- 2.4.2 Another option is the electronic insertion of an idle time, one character in duration, following each ASCII control character except control character ESC. This feature may be removed by grounding Pin 7. Grounding Pin 7 also removes the electronic insertion of a character interval for the character following the control character ESC.

2.5 <u>Miscellaneous Requirements</u>

2.5.1 Power Supply Requirement

VDC

I (ma)

+5V to +6.6V

520 ma (max)

2.5.2 Operating Temperature Range

0°C to 70°C (free air)

2.5.3 Storage Temperature Range

-40°C to +70°C

SECTION II

DETAILED DESCRIPTION AND THEORY OF OPERATION

- 1. ASSOCIATED DOCUMENTS
- 1.1 Assembly drawing 322059 (MCO59) and schematic drawing 8371 MD.
- 1.2 Logic symbols and truth table 8399 WD.
- 2. DETAILED DESCRIPTION AND THEORY OF OPERATION
- 2.1 General
- 2.1 Refer to the timing diagram, flow chart and the schematic 8371 WD to aid in understanding the following discussion.

The flow chart should be used as an outline. When two lines enter a symbol, it is implied that either input causes the function in the symbol to be performed. It is not intended that any of the symbols be construed to represent logic functions. The flow chart is intended to relate circuit operation with respect to time.

2.2 Starting Function

Assume that the distributor is idle, i.e., no character is being distributed. In this state the distributor issues a present next character command (PNC in 0-state) which indicates to external logic that a character may be presented for distribution. The command to begin the distribution cycle is presented on the take character lead. This command (TC in 0-state) releases and controls the timer through MIG3-12.

The TC must remain ON for at least .25 of a bit, after which time the timer is locked on by the timer control latch, TCL, for one distribution cycle. Should TC turn off anytime prior to .25 bit, the timer will be recycled to the O-count. This time period provides integration to reject noise pulses at the TC input.

When the time out reaches .25 of a bit, two gates MLF1-6 and MLF1-12 change to the O-state. MLF1-6 provides the shift-control sample (SCS) signal at Pin 5, while MLF1-12 sets the timer control latch (TCL). An output from TCL locks the timer on, committing the distributor to a complete character cycle. (As a condition, the take character input must remain on for .75 of a bit to assure that a character is correctly entered into the shift register.)

2.3 Preliminary Events

The shift-control signal (SCS) started at .25 of a bit remains on until .5 bit. This signal is used by keyboard logic to perform a controlling function.

At .5 of a bit gate MLD1-6 changes to the O-state. This condition causes the character sample latch to set and opens the character input gates MLB3 and MLE3 to accept data signals. A 1-state on any data input level sets a MARK into the corresponding register flip-flop. The sample period lasts for one quarter bit (until .75 of a bit after TC) at which time MLD1 reverts back to the one-state. If TC is removed prematurely i.e., before .75 bit the

2.3 (Continued)

character sample period will be terminated early or may not occur at all. TC may be removed after .75 bit.

Immediately following the character sample period the register sample (RS) pulse is developed. This is a positive going output which appears on Pin.6. This output, lasting .12 bits, indicates to external logic that a character has been stored in the register and may now be sampled. Internally this signal enables the control character detected gate MIG3-6, whose functions will be further discussed in the control character section.

At approximately .87 of a bit, the clock pulse changes to the 1-state, priming the data flip-flops. At exactly 1-bit time (.13 bits later) the clock pulse reverts to the 0-state. At this time each data bit stored in the distributor is shifted one position. Additional clock pulses shift the data to the LINE flip-flop, which becomes the output signal. This continues for nine additional clock pulses, (10 for an 11-unit code), at which time the register will have been cleared (all flip-flops in the space condition). The distribution cycle is now completed.

2.4 Serializing Function

The serializing function is performed by the shift register. It consists of eleven clocked flip-flops, labeled on the schematic as Stop (SP), Start (ST), Line (LINE) and Data Levels 1 through 8. Information is transferred into the shift register on a parallel basis. When the Sp input of any flip-flop reverts to the 0-state, a mark is set in that position of the distributor. Positions SP, ST and LINE are set internally. The elements are cascaded in such a manner that a positive pulse applied to the CP input of the flip-flop will result in each flip-flop assuming the state of the preceding flip-flop when the pulse is removed. Therefore, the shift register performs the function of serializing parallel input signals.

When the distributor is idle, TCL is used to hold the register in the no character stored state, that is, data positions 1 through 8 and ST are held spacing while SB and LINE are held marking. The result is that a character cannot be set in the register until TCL is set, which occurs .25 of a bit after TC. Data bits are read into the register during the character sample period, .5 to .75 of a bit after TC. A 1-state on any data input during the sample period sets a mark into the corresponding data flip-flop. Likewise a 0-state on any data input for the duration of the sample period holds the corresponding data flip-flop in its cleared state (corresponding data flip-flop remains spacing). When the character sample period has passed, the data input leads have no further effect on the distributor.

One bit time after TC, the first clock pulse occurs. Each data bit in the register is shifted one position. After nine additional clock pulses, (10 for 11 unit code) the entire register will have been cleared to the spacing condition, that is, a space stored in each flip-flop. Register condition gate, MLD1-8, then reverts to the O-state. MLD1-8 resets the timer control latch, TCL, and the output blind latch, OBL, if it had been previously set. TCL clamps the register and sets a MARK in the SB flip-flop which in turn causes the present next character, PNC, command to be issued. A new cycle may now begin.

2.5 <u>Control Character Operation</u>

Another function of the distributor is to insert a marking interval of approximately one character length after the transmission of each control character. This time period is needed by the typing unit to detect, respond, or perform logic associated with certain control characters prior to the transmission of the next character. This feature may be inhibited by grounding the CC (NOT) lead, Pin 7.

When a control character has been entered in the distributor, its presence is recognized by the control character recognition gate, MLG3-6. This gate has inputs to monitor the registers sixth and seventh level for a spacing condition and a lead to monitor the register sample time. After the data has been loaded into the register (.5 to .75 bit after TC), the register sample lead, RS, reverts to the one-state (from .75 to .37 bit after TC). Therefore, for all control characters the control character recognition gate sets the control character latch, CCL.

The control character is then transmitted as any other character. After the control character has cleared the register, the register condition gate MLD1-8 resets the timer control latch, TCL. At this time the output blind latch, OBL, is set via gate MLG3-8, for all control characters except ESCAPE (ESC), which will be discussed later. The output blind latch keeps the signal output at Pin 12 in a MARK state. The control character latch, set previously, inhibits the present next character (PNC), output and provides the input required to cycle the distributor for another character interval. After the register is empty (the stop bit has moved through the register), the TCL and OBL are reset by the register condition gate MLD1-8.

When operating in 10 unit code the detection of a control character causes the distributor to shift into the 11 unit code for the control and delay character. This adds two bit intervals to the control character-delay character length. When in 10 or 11 unit code, an additional interval, approximately .87 bit, is provided by gate MLF2-3. These added time intervals are necessary to insure that all typing unit responses are completed before another character is transmitted.


2.6 ESCAPE Character Operation

Another function of the distributor is to insert a marking interval of approximately one character length after the transmission of the character following the control character ESC. No delay is provided after the ESC character. The control character ESCAPE in itself performs no function in the typing unit. The character following ESCAPE is used by the typing unit to perform a function. The delay, therefore, is added after this two character ESCAPE sequence to allow the typing unit to complete its control function before transmission of the next character. This feature may also be inhibited by grounding the CC (NOT) lead, Pin 7.

2.6 (Continued)


An escape character is detected in the escape recognition gate MLC1-6 and MLC1-8 which in turn sets the escape character latch, ECL. ECL inhibits the operation of the output blind latch, OBL, and allows the present next character, PNC, to be issued immediately after the control character ESCAPE has been transmitted. The control character latch CCL, however, remains set. A character other than ESCAPE resets ECL which in turn removes the inhibit from gate MLG3-8. The distributor now operates as if a control character had been detected.


DISTRIBUTOR TIMING DIAGRAM



NOTE: REVISION INFOR-MATION MUST ALSO BE REFLECTED ON THE ISSUE CONTROL RECORD, WHICH IS A PART OF THIS DRAWING.

DISTRIBUTOR TIMING DIAGRAM FOR CONTROL CHARACTERS (ESCAPE EXCLUDED)





AT .87 BIT RS RETURNS TO O STATE CSL RESET. NOTE: REVISION INFORMATION MUST ALSO BE | RI
REFLECTED ON THE ISSUE | PI
CONTROL RECORD, WHICH | PI
IS A PART OF THIS | C

ALSO BE SEE ISSUE CONTROL
ALSO BE RECORD FOR COMHEISSUE PLETELIST OF SHEETS
ID, WHICH COMPRISING THIS
OF THIS W.D.

CIRCUIT DESCRIPTION OF THE KSR SEND CONTROL CARD (ASSEMBLY NUMBER 322304)



TABLE OF CONTENTS

SECTION	TOTAL PAGES IN SECTION	
I	General Technical Information	7
II	Detailed Description and Theory of Operation	10

NOTE:

93

REVISION INFORMATION MUST ALSO BE REFLECTED ON THE ISSUE CONTROL REC-DRD, WHICH IS A PART OF THIS DRAWING.

CIRCUIT DESCRIPTION OF THE KSR SEND CONTROL CARD (ASSEMBLY NUMBER 322304)



SECTION I

GENERAL TECHNICAL INFORMATION

1. BASIC FUNCTION

- 1.1 The basic function of the 322304 KSR Send Control Card is to coordinate two sending devices, which are the Keyboard and Answer Back, for operation in conjunction with a transmitting distributor.
- 1.2 Each device works into the logic through a peripheral interface consisting of five leads. These are:

1.2.1 Message Available

When the lead is in the O-state (low) the device is indicating to the Send Control, that it is capable of sending a message.

1.2.2 Send Message

This lead, in the O-state, is an indication from the Send Control to the device that it was successful in obtaining sending priority.

1.2.3 Send Ready

A *low* on this lead tells the Send Control that the device is ready to start sending a message. This means that any or all functions necessary, before the device can begin sending, have been performed.

1.2.4 Present Character

When this lead is in the O-state, the distributor is indicating to the device via the Send Control that its shift register is empty and is capable of accepting a character for distribution.

1.2.5 Character Available

This lead in the 0-state is an indication from the device to the distributor via the Send Control that a character is ready for distribution and the distributor should commence its distribution cycle.

- 1.3 A contention Latch (CNL) assigns sending priority to that device which first presents a Message Available indication.
- 1.4 There are three possible modes of operation.
- 1.4.1 KBD Sending "local".
- 1.4.2 KBD Sending "on-line".

- 1.4.3 Answer Back Sending "on-line".
- 1.5 This assembly provides three methods of starting the Answer Back. These are:



- 1.5.1 Manual Start
- 1.5.2 Stunt Box Operated Start
- 1.5.3 Automatic Start (On Line Handshake)
- 1.6 This assembly provides the serial EIA Signal output to the line interface unit.
- 1.7 This assembly contains the Proceed Lamp driver.
- 2. <u>Input Characteristics</u>
- 2.1 The inputs to the circuit assembly are either EIA (RS-232-B) or Nand type integrated Diode Transistor Logic (DTL) inputs. EIA inputs are defined in Electronic Industries Association Standard RS-232-B. Each DTL input is approximately 1.4 ma load to the device sinking current crom it. At no time should any of these inputs be more positive than +6.6 volts or more negative than -.7 volts. Voltage levels represented by the 1-state (high) and 0-state (low) are approximately +6V and OV respectively. A logic one (high) draws no current from the input of the logic element.

2.1.1 Keyboard Message Available (Pin B8)

This input when in the O-state (low), is an indication from the Keyboard to the Send Control that the Keyboard is capable of sending a character. The device driving this input must be capable of sinking one DTL load.

2.1.2 Keyboard Send Ready (Pin Bl0)

A low on this input tells the Send Control that the Keyboard is ready to start sending a character. This lead is a turn-around of the Keyboard Send Message output (Pin B7) through the Keyboard interface card. The device driving this input must be capable of sinking one DTL load.

2.1.3 <u>Keyboard Character Available (Pin B6)</u>

When this input is low, the Keyboard is indicating to the distributor via the Send Control that a character is ready for distribution, and the distributor should start its distribution cycle. During normal operation this input will be low for 1 bit time before the start bit of each character. The device driving this input must be capable of sinking one DTL load.

2.1.4 Line Shift Control Sample (Pin B25)

This input is normally high and goes low .25 bits after the Key-board Character Available goes low and remains low for .25 bits. The device driving this input must be capable of sinking one DTL load.

95

ISSUE CONTROL

LECORD FOR COMPLETELIST OF SHEETS
COMPRISING THIS
W.D.

MOTE: REVISION INFOR-MATION MU LSO BE REFLECTED ON THE ISSUE CONTROL RECORD, WHICH IS A PART OF THIS DRAWING.

2.1.5 Present Next Character (Pin B34)

This input, low in the idle state, is an indication to the Send Control that the distributor's shift register is empty and capable of accepting a character for distribution. It goes high at the beginning of the start bit of each character and remains high for the duration of the character. The device driving this input must be capable of sinking one DTL load.

2.1.6 <u>Line Tabulation (Pin B27)</u>

This input is low throughout any tabulation function of the printer while it is "on-line" and high at all other times. It serves to inhibit "on-line" transmission during tabulation. The device driving this input must be capable of sinking two DTL loads.

2.1.7 <u>Local Tabulation (Pin B22)</u>

This input is low throughout any tabulation function of the printer while it is off-line (local), and high at all other times. It serves to inhibit local transmission during tabulation. The device driving this input must be capable of sinking two DTL loads.

2.1.8 Send Interrupt (Pin B31)

This input is normally high and goes low (spacing) whenever an interrupt is generated. The device driving this input must be capable of sinking one DTL load.

2.1.9 Signal Output (Line) (Pin B32)

This input is the serial signal output of the distributor during "on-line" transmission. It is high for a MARK and low for a SPACE. The device driving this input must be capable of sinking one DTL load plus the loads required for local Signal Output (Pin A32).

2.1.10 Printer Local (Pin B29)

This input inhibits the answer back from starting if the Printer receives the ENQ character, while in the local mode. It is high in the "on-line" mode and low in the "local" mode. The device driving this input must be capable of sinking the one DTL load.

2.1.11 Normalize (Pin A31)

This input is high while the printer motor is running "on-line" and is used to disable the two-second Ring Indicator timer. Normalize low enables the timer. The device driving this input must be capable of sinking one DTL load.

2.1.12 Ring Indicator (CE) (EIA) (Pin A22)

This input is normally low (0 to -25V) and goes high (+3V to +25V) every time the bell in the data set rings. It is used to condition the answer back's automatic start circuit (RIL).

WDP

2.1.13 ENQ (S.B.) (Pin B28)

MDP

This input is normally high. It is switched low for a nominal period of 20 ms everytime the Printer receives the ENQ control character. The device driving this input must be capable of sinking one DTL load.

2.1.14 Here Is (Pin A29)

This input is normally high. Any negative transition on this input causes the answer back to start.

2.1.15 Answer Back Message Available (Pin Bl9)

This input behaves in the same manner as KBD MA (See Section I-2.1.1). It switches low at the beginning of a message and remains low for the entire duration of a message.

2.1.16 Answer Back Send Ready (Pin B21)

This input behaves in the same manner as KBD Send Ready (See Section I-2.1.2). It switches low at the beginning of a message and remains low for the entire duration of a message.

2.1.17 Answer Back Character Available (Pin B18)

This input behaves in the same manner as KBD Character Available (See Section I-2.1.3). It switches low at the beginning of a message and remains low for the entire duration of a message.

2.1.18 Keyboard Local (Pin B5)

This input conditions the Send Control for "line" or "local" operation of the keyboard. It is high if the KBD has been selected to send "on-line" and low if it has been selected to send locally. It inhibits locally generated data from being sent "on-line". The device driving this input must be capable of sinking two DTL loads.

2.1.19 Clear to Send (CB) (EIA) (Pin A24)

When this EIA input is high (+3V to +25V), it enables the Keyboard or Answer Back for "on-line" operation. If it is low (OV to -25V), the Contention Latch (CNL) is disabled and neither Keyboard nor Answer Back is able to operate "on-line".

2.1.20 Halt (Pin B30)

This input must be high during the time that Clear to Send is high to enable the Keyboard to send "on-line". If this input goes low and remains low during the time that the Keyboard is sending "on-line", Keyboard transmission will immediately stop. It has no effect on Answer Back operation. The device driving this input must be capable of sinking two DTL loads.

2.2 Output Characteristics

WDP

98

The output from this assembly are either EIA (RS-232-B), Diode Transistor Logic (DTL), or transistor driver outputs. EIA outputs are defined in Electronic Industries Association Standard RS-232-B. DTL outputs are rated according to the number of DTL loads each can sink. Each load is approximately 1.4 ma.

2.2.1 Keyboard Send Message (Pin B7)

This output in the O-state is an indication from the Send Control to the Keyboard, that it was successful in obtaining sending priority. This output switches low at the beginning of each character, and is capable of sinking eight DTL loads.

2.2.2 Keyboard Present Character (Pin B9)

This output, when in the O-state, is an indication to the Keyboard that the distributor's shift register is empty and capable of accepting a character for distribution. KBD Message Available, Send Message, and Send Ready, must all be low and as long as they remain such, this output will be under the control of the Present Next Character output of the distributor. This output will sink seven DTL loads.

2.2.3 Keyboard Shift Control Sample (SCS) (Pin B3)

This output is normally high and goes low for -.25 bits after Keyboard Present Character has gone low. This output will sink eight DTL loads.

2.2.4 Line Take Character (Pin A23)

When this output switches to the O-state, the command is from the Send Control to the distributor to commence its distribution cycle. This output switches low for one bit time before the beginning of the start bit of each character and remains low for one bit time. This output will sink eight DTL loads.

2.2.5 Send Data (EIA) (Pin A28)

This output is the serial EIA data signal. It is marking when the voltage is between OV to -25V and spacing when it is between +3V to +25V.

2.2.6 Space On-Line (Pin A33)

This input is normally high (marking) and goes low whenever a spacing bit is generated "on-line" or "local". This output will sink eight DTL loads.

-2.2.7 Mark On-Line (Pin B33)

This output is the inverse of Space On-Line (See Section I-2.2.6). This output will sink seven DTL loads.

SEE ISSUE CONTROL
RECORD FOR COMPLETELIST OF SHEETS
COMPRISING THIS
W.D.

MATION MUST ALSO BE REFLECTED ON THE ISSUE CONTROL RECORD, WHICH IS A PART OF THIS DRAWING.

LETE LIST OF SHEETS COMPRISING THIS

REVISION ... FORMATIC... MUST ALSO BE REFLECTED ON THE ISSUE CONTROL REC-

THIS DRAWING.

A PART OF

2.2.8 Request to Send (EIA) (Pin A34)

This EIA output is held high +3V to +25V continuously, indicating a continuous request to send to the Data Set.

2.2.9 Answer Back Start (Pin A29)

This output switching from high to low is the Answer Back start command. This output will sink seven DTL loads.

2.2.10 Answer Back Send Message (Pin B4)

This output behaves in the same manner as KBD Send Message (See Section I-2.2.1) except that it switches low at the beginning of a message and remains low for the entire duration of a message.

2.2.11 Answer Back Present Character (Pin B20)

This output behaves in the same manner as KBD Present Character (See Section I=2.2.2).

2.2.12 Proceed Lamp (Pin A27)

This output drives the Proceed Lamp located on the control strip. When this output is "on" it provides power to light the lamp indicating that the set is ready to commence sending "on-line".

2.2.13 Signal Output (Local) (Pin A32)

This output is the serial signal output from the distributor and is used for off-line (local) operation of the KSR Set. This output is driven by the distributor and has no load current sinking capability of its own.

2.2.14 Ring Indicator (Pin A26)

This output normally high, is the inverse of the EIA (CE) Ring Indicator signal on Pin A22. Data sets using a pulsed Ring Indicator will cause this lead to switch low for approximately one second, everytime the bell in the hand set rings. Data sets utilizing a continuous Ring Indicator, will cause this lead to switch low at the beginning of a call, and to remain low until the end of that call.

2.2.15 Clear to Send (Pin A21)

This output, normally high, is the inverse of the EIA (CB) Clear to Send signal on Pin A24. This output switching low at the start of a call and remaining low throughout the entire duration of a call enables on line transmission.

2.3 Mechanical Requirements

The KSR Send Control is a $5-3/4 \times 4-1/4$ inch 72-pin circuit card designed to mate with a standard 72-pin connector.

2.4 <u>Power Supply Requirements</u>

WDP

100

<u>Pin</u>	<u>VDC</u>	Current Maximum	
B1 B2 B35	+5.0V to +6.6V (+5.25V Nom.) Circuit Ground +11.65V to +13.75V (+12.5V Nom.)		
B36	-11.13V to -13.88V (-12.5V Nom.)		

2.5 <u>Temperature Range</u>

The ambient operating temperature range is from 0° C to 70° C. Storage temperature range is from -40°C to +70°C.

MATION MUST ALSO BE REFLECTED ON THE ISSUE CONTROL RECORD, WHICH IS A PART OF THIS DRAWING.

SECTION II

DETAILED DESCRIPTION AND THEORY OF OPERATION

1. ASSOCIATED DOCUMENTS

- 1.1 Assembly and Schematic drawing 322304 (MC304) and 8773WD respectively.
- 1.2 Logic symbols and truth table 8399WD.
- 2. DETAILED DESCRIPTION AND THEORY OF OPERATION

2.1 General

Refer to the 8773WD schematic and attached timing diagrams as an aid to understanding the following description.

2.2 <u>Keyboard Local Operation</u>

The signal exchange between the Keyboard, Send Control and Distributor occurs in the following manner. Assume that the KSR Set has been selected to operate in the local mode. Pins B5 and B29 are both low. This forces the MLE2-1 input to the Contention Latch (CNL) high. With no Clear to Send present, the MLA1-11 output is low, keeping the Reset side of the latch high, inhibiting local operation of the Answer Back (Answer Back Send Message high).

The KBD Message Available, MLE2-2, input to CNL is low. Depressing a key on the Keyboard causes KBD M.A. (Pin B8) to switch low, forcing MLE2-2 to go high. Since all RESET inputs to the Contention Latch (CNL) are now high, the latch is SET and will indicate KBD Send Message (Pin B7 low). KBD Send Message, connected to KBD Send Rea y (Pin B10), via the KBD interface circuit card, forces the MLB2-13 input high. MLB2 inputs 1 and 2 both high, indicate that no tabulation function is in process and that the distributor's shift register is empty and ready to accept a character for distribution. Consequently, since all inputs to MLB2-12 are high, KBD Present Character (Pin B9) will switch low, forcing MLE1-3 to remain high even if KBD Message Available should revert high, thereby keeping the KBD Send Message output low until the CNL is RESET.

A KBD Character Available indication received from the KBD on Pin B6 causes KBD Take Character (Pin A23) to go low. Take Character low causes the distributor to start its distribution cycle. One bit time later, the distributor will remove PNC (Pin B34 high) indicating that the character has been taken. PNC remains high until the character has been shifted out of the distributor's shift register, at which time it will revert low and wait for the beginning of the next character.

PNC going high causes MLB2-2 to go low, forcing KBD Present Character high enabling MLE1-3 to revert low at the end of the KBD message available indication. The KBD Present Character output is returned

WOP

WDP

to the KBD Character Available input (Pin B6 goes high) via the keyboard interface card and if Answer Back Character Available (Pin B18) is also high, the Take Character output (Pin A23) will switch high, thus preventing the distributor from starting another cycle.

Shift Control Sample (Pin B25) is an input coming from the distributor (low for .25 bit, .25 bits after Take Character has switched low) which is routed to the Keyboard interface card by way of MLA2-6 and 8 and output Pin B3 (KBD Shift Control Sample).

2.3 <u>On-Line Operation</u>

The signal exchange between the Keyboard, Send Control and Distributor during "on-line" operation is the same as that previously discussed for "local" operation. In this case, either the Keyboard or Answer Back is able to send on-line provided that MLA1-11 is high (CTS present) and MLE1-6 is high (Proceed indication from MLA2-2 low). There is no local mode for the Answer Back and it will receive an AB Send Message (Pin B4) whenever all inputs to MLE2-8 are high. If CTS is not present, the Contention Latch (CNL) will be disabled, due to lows on MLE2-11 and MLE2-1, and neither KBD nor Answer Back will be able to transmit "on-line". A Halt indication (Pin B30 low) will stop "on-line" transmission from the Keyboard by preventing KBD Send Message from switching low during the entire time the Halt indication is present. The MLA2-2 and MLE1-6 gates which force a low at the MLE2-1 input to the Contention Latch (CNL) during a Halt indication do not affect "on-line" operation of the Answer Back because the MLE2-11 input to the latch remains high as long as a CTS indication is present.

With the Keyboard "on-line" (Pin B5 high), Clear to Send present (+EIA), and no Halt indication (Pin B30 high), all inputs to the Contention Latch (CNL), except the two inputs coming from the MA gates (MLE1-3, MLC2-6) will be high. In this condition the set and reset sides of the CNL Latch are both high and ready for a Message available signal from either the Answer Back or Keyboard. If KBD Message Available occurs, first, the Keyboard has control and an Answer Back Message Available on MLE2-10 cannot affect the present state of the latch until KBD Send Message reverts high. If the Answer Back had sent the first Message Availa le, the KBD Send Message would have been disabled (MLE2-13 low) until Answer Back Send Message returned high.

2.4 Transmitter Stop

During tabulation, Line Tab (Pin B27) switching low at any time during the course of an "on-line" message, indicates that a Printer tabulation function is in process and will stop the line transmitter while it is low, by disabling the Present Character to the Keyboard or Answer Back by means of either input MLB2-1 or MLB2-4 respectively. A local tabulation indication (low) on Pin B22 performs the same function of stopping the KBD during local operation (Answer Back is never allowed to operate in the "off-line" mode).

SEE ISSUE CONTROL
RECORD FOR COMPLETELIST OF SHEETS
COMPRISING THIS
W.D.

MATION MUST ALSO BE REFLECTED ON THE ISSUE CONTROL RECORD, WHICH IS A PART OF THIS DRAWING.

2.5 Answer Back Start Logic

The Answer Back can be started in any one of three ways, taking the first step of its cycle when a high to low transition appears on Pin A29.

2.5.1 Manual Start

The Answer Back is started manually by depressing the "Here Is." Switch located on the control panel. This action due to gates MLD1-6, MLD1-11 and components R26 and C6 is transformed into an approximately 1 millisecond long negative pulse into the set side of the Ring Indicator latch (RIL), setting the reset side of the latch high. The reset side of the RIL latch gated together with the CTS signal, which is a high on MLA1-3. This negative pulse, used to trip off the Answer Back, is formed by the RIL latch being reset approximately 1 milliseconds after it was set.

Stunt Box Operated Start 2.5.2

The Answer Back can also be started by operation of the Printer ENQ stunt box contact. For this to occur the Printer must be in the "online" mode, MLB2-9 input high, and the Line TC must be idle (no "on-line" transmission in process) keeping the MLB2-11 input high. Printer now receive the ENQ character, the ENQ contact will close for approximately 20 ms forcing the MLB2-10 input high via MLC2-3, making the MLB2-8 output low, thereby starting the Answer Back.

The purpose of gating the set side of the Character Sent latch (CSL) with the inverse of the ENQ stunt box closure, is to prevent starting one's own Answer Back whenever the ENQ character is sent on line. This is accomplished by Line TC setting the set side of the CSL latch low for a period of 250 milliseconds from the beginning of the start bit of the ENQ character. The stunt box closure occuring 14 to 15 bits after the negative transition of the start bit is unable to cause MLB2-8 to go low, because the MLB2-11 input is keeping it high. The 250 millisecond time interval is the period of the CSL Reset timer, which resets the CSL latch at the end of its cycle.

2.5.3 Automatic Start

The Answer Back automatic start logic consists of the Ring Indicator latch (RIL) formed by MLD1-8 and MLE1-11, which is controlled by RI and the RIL Reset Timer. The circuit functions in the following manner. In the OFF state RI (CE), normalize and CTS (CB) are all low. The timer is not running and the RIL latch is reset keeping MLA1-3 high. RI (CE) going high starts the timer by switching the reset side of the RIL latch high. MLA1-3 remains high because CTS (CB) is still low at this time, keeping MLA1-2 low by way of MLA1-11. Normalize must switch high within 2 seconds after RI (CE) switched high for the RIL latch to remain in its present state. If normalize does not switch high within the specified time, the RIL reset timer will run its full 2 second cycle resetting the RIL latch, thereby preventing the CTS (CB) signal from starting the Answer Back.

WDP

2.5.3 (Continued)

Assume the RIL latch remains set. CTS (CB) switching high results in a negative pulse at MLA1-3. This negative pulse which starts the Answer Back is formed by the RIL latch being reset approximately 10 microseconds after CTS (CB) switched high. The 10 microsecond delay on reset is accomplished by the integrating network consisting of R25 and C9.

2.6 RIL and CSL Reset Timers

These timers are conventional unijunction (UJT) relaxation oscillators, with periods of 2 seconds and 250 milliseconds respectively.

The RIL Reset Timer functions in the following manner. Whenever MLC1-11 is high, transistor Q9 is on and capacitor C12 is charged to ± 12.5 V holding the emitter of the WET at ground potential. MLC1-11 switching low, turns off transistor Q9, which in turn allows C12 to discharge through R18 causing the voltage at the emitter of the WT to rise exponentially toward ± 12.5 V. When this voltage reaches a value VP (characteristic of the WT Vp = n V_{FR} + V_F) the UJT will fire and the C12 charging current through R11 will produce a positive spike at B1 of the UJT. This spike is inverted by MLD1-3, resetting the RIL latch, forcing MLC1-11 high thereby disabling the times.

The CSL Reset Timer functions in exactly the same manner in conjunction with the Character Send Latch (CSL). The only difference is in the values of Cl1 and R33 which establish the desired time constant.

2.7 BIA Input Amplifiers

EIA input amplifiers, such as those which route RI and CTS onto the card, are common emitter amplifiers which convert EIA voltages ranging from +3 to +25V volts to a DTL low (0 volts) and EIA voltages ranging from 0 to -25 volts to a DTL high (+Vcc). Thus there is a logic inversion when a signal passes through an EIA input amplifier (an EIA high is a DTL low and an EIA low is a DTL high). In the EIA RI amplifier, R21 is a base current limiting resistor, which presents an input impedance of 4.7K ohm to the device driving this input. Diode CR1 prevents an excessive BVEB from damaging Q10. R2 reduces the effects of collector to base leakage and improves switching time. R20 is the collector load resistor.

2.8 <u>Line Data Amplifier (EIA)</u>

The serial signal output of the distributor, which is high for a MARK and low for a SPACE, is monitored by Pins A32 and B32. MLA1-6 inverts this signal, before it is used, to drive the EIA Signal output amplifier, consisting of Q3 and Q5. The amplifier output on Pin A28 is an EIA voltage as described in EIA Standard RS-232-B. It is low (0 to -25V) for a MARK and high (+3V to +25V) for a SPACE. The other input (Pin B31) to MLA1-6, monitors the Send Interrupt signal, which is a nominal 250 ms of continuous space. MLC1-3 inverts the signal input to the EIA output amp. Its output on Pin A33 is an exact duplication of either signal input to MLA1-6.

RECORD FOR COMPAN.
RECORD FOR COMPLETELIST OF SHEETS
COMPRISHED THIS

MATION MUST ALSO BE REFLECTED ON THE ISSUE CONTROL RECORD, WHICH IS A PART OF THIS DRAWING. WDP

IUF

104

J

2.8 (Continued)

WDP

The MLA1-6 output brought out on Pin B33 is the inverse of either signal input to MLA1-6. Locally generated Keyboard data cannot be sent "online" because KBD "local" (low on Pin B5) keeps the line Data Amp marking by means of R7 connected to the base of Q3.

2.9 Proceed Lamp Amplifier

The Proceed Lamp Amplifier consisting of Q4 and Q7 is driven via MLA1-8 and inverter MLA2-2. The amplifier is used to light the "Proceed" lamp located on the control strip, by applying approximately 24 volts across the lamp through R35, a current limiting resistor. Any time a CTS indication is present, the MLA2-2 output will be low, turning the amplifier "On", thereby lighting the "Proceed" lamp. A "Halt" indication (low on Pin B30) will force MLA2-2 high and turn the "Proceed" light off.

The integrating networks throughout the card are for noise protection.


NOTE: REVISION INFOR-MATION MUST ALSO BE ! SEE ISSUE CONTROL REFLECTED ON THE ISSUE | RECORD FOR COM-CONTROL RECORD, WHICH ! IS A PART OF THIS I

DRAWING.

105

PLETE LIST OF SHEETS COMPRISING THIS I W.D.






NOTE:

REVISION INFORMATION MUST ALSO BE REFLECTED ON THE ISSUE CONTROL RECORD, WHICH IS A PART OF THIS DRAWING.


WDP

ANSWER BACK START AUTOMATIC ANSWERED CALL NO CLEAR TO SEND



NOTE:


REVISION INFORMATION MUST ALSO BE REFLECTED ON THE ISSUE CONTROL RECORD, WHICH IS A PART OF THIS DRAWING.



NOTE:
REVISION INFORMATION MUST ALSO BE
REFLECTED ON THE ISSUE CONTROL RECORD, WHICH IS A PART OF THIS DRAWING.


SEE ISSUE CONTROL RECORD FOR COM-

ON LINE GENERATED ENQ. CHARACTER.



WDP

KEYBOARD LINE OR LOCAL OPERATION



NOTE: REVISION INFOR-MATION MUST ALSO BE | SEE ISSUE CONTROL REFLECTED ON THE ISSUE | RECORD FOR COM-CONTROL RECORD, WHICH | PLETE LIST OF SHEETS IS A PART OF THIS | COMPRISING THIS DRAWING.

W.D.

CIRCUIT DESCRIPTION OF THE KSR MODE CONTROL CARD (ASSEMBLY NUMBER 322067)

TABLE OF CONTENTS

SECTION	DESCRIPTION	IN SECTION
I	General Technical Information	3
IJ	Detailed Description and Theory of Operation	3.

NOTE: REVISION INFOR-MATION MUST ALSO BE ! SEE ISSUE CONTROL REFLECTED ON THE ISSUE | RECORD FOR COM-CONTROL RECORD, WHICH | PLETE LIST OF SHEETS IS A PART OF THIS | COMPRISING THIS DRAWING.

W.D.

CIRCUIT DESCRIPTION OF THE KSR MODE CONTROL CARD (ASSEMBLY NUMBER 322067)

SECTION I

1.	BASIC	FUNCTION

- 1.1 The 322067 Circuit Card Assembly is a mode control and set clock for Model 37 KSR sets operating at 150 wpm with 10 unit code (150 baud).
- 1.2 Two mutually exclusive mode selections are provided by one switch:
 - A. OFF-LINE
 - B. ON-LINE
- 1.3 The mode control circuit is associated with a switch and a 30 ma @24V lamp on the control panel located above the keyboard.
- 1.3.1 When the switch is lighted, the set is in the "OFF-LINE" (local) mode.
- 1.3.2 When the switch is not lighted, the set is in the "ON-LINE" mode.
- 1.3.3 Fixed outputs are provided to maintain any punch or reader, which may be associated with the set, in the "OFF-LINE" mode.
- 2. GENERAL TECHNICAL DATA (All card pins appear on the "B" (non-component) side of the card.)

2.1 Input Characteristics

The inputs to the assembly are positive nand type integrated Diode Transistor Logic (DTL) inputs. Each DTL input is approximately a 1.4 ma load to the device sinking current from it. At no time should any of these inputs be more positive than 8 volts or more negative than -.7 volts. Voltage levels represented by the 1-state (high) and 0-state (low) are approximately +5.25V and OV respectively. A logic one (high) draws no current from the input of the logic element.

2.1.1 "OFF-LINE" Mode-Switch (N.O. Pin 13, N.C. Pin 14)

The momentary break-before-make transfer mode switch generates a square pulse through a latch circuit, formed by a pair of gates, and into the toggle input of a J-K flip-flop. The flip-flop changes output state each time the mode switch is pressed. The device driving this input must be capable of sinking two DTL loads. (See General Timing Diagram)

2.1.2 Motor Start (Pin 24)

This pin is low to start the printer and punch motors during

"ON-LINE" operation and is one DTL load. NOTE: REVISION INFORMATION MUST ALSO BE
REFLECTED ON THE ISSUE CONTROL
CONTROL RECORD, WHICH
IS A PART OF THIS
DRAWING.
W.D.

2.1.3 Line Tabulation (Pin 23)



This pin is low throughout any tabulation function which is started while the printer is "ON-LINE" and high at all other times. The device driving this input must be capable of sinking one DTL load.

2.1.4 Answer Back Message Available (Pin Bl8)

This lead is low throughout any Answer Back cycle. It is high at all other times. The device driving this input must be capable of sinking one DTL load.

2.2 Output Characteristics

2.2.1 Off-Line Lamp (Pin 32)

When the flip-flop output, MLBl Pin 9 is low, the lamp associated with the "OFF-LINE" switch is lighted by a lamp driver circuit, Q3 and Q4 (Pin 32) which applies approximately 24 volts across the bulb.

2.2.2 Keyboard Local (Pin 28)

The output of the flip-flop is also routed off the card to control other circuitry in the set and will be low during the "OFF-LINE" (Local) mode (Pin 28). This output is capable of driving 7 DTL loads.

2.2.3 Printer Local (Pin 22)

This pin is low when the "OFF-LINE" (Local) mode is selected, (same as Pin 28), and is capable of driving 8 DTL loads.

2.2.4 Punch Local (Pin 25)

This pin is low at all times and will keep any associated punch in the "OFF-LINE" mode at all times.

2.2.5 Reader Local (Pin 6)

This pin is low at all times and will keep any associated reader in the "OFF-LINE" mode at all times.

2.2.6 Set Clock (Internal to Card)

The set clock is a crystal controlled multivibrator operating at 128 times the bit rate (19.2KHZ @ 150 baud). (See General Timing Diagram)

2.2.7 <u>Clock Pulse (Pin 3.4.5)</u>

The set clock frequency is divided by four by a pair of flip-flops and is available as an output of 32 times the bit rate and is capable of driving ten DTL loads.

2.2.8 <u>10-11 Bit Code Selection (Pins 16, 17)</u>

Strap A is provided to ground the 10 bit input lead on the electronic distributor used in the set. If this strap is removed, an 11 bit code will be generated, but a different crystal is required to obtain the correct bit rate as indicated in Section 2.2.5.

114

2.2.9 Printer Receive Message (Pin 20)

A low on this pin indicates to the printer that itsmotor should be started. This pin will be low when in the "OFF-LINE" mode or during tabulation on-line, or when "motor start" is low. This output is capable of driving eight DTL loads.

2.2.10 Control Character Blind Inhibit (Line) (Pin B19)

This output in the O-state, inhibits the line distributor from pausing for one character interval, following the transmission of a control character. This output is capable of driving eight DTL loads.

2.3 Mechanical Requirements

The 322067 card assembly is a standard 5-3/4 inch by 4-1/4 inch 36-pin circuit card which is inserted into a 36-pin edge card connector.

2.4 Power Supply Requirements

Vcc(DC)	Current Maximum
+5.0V - +6.6V (+5.25V Nom.)	60 ma
+11.65V - +13.75V (+12.5V Nom.)*	30 ma
-11.13V13.88V (-12.5V Nom.)	30 ma
* +12.5 Volts is used for the lamps.	

2.5 Temperature Rante

The ambient temeerature range for operation is from 0°C to 70°C in free air. Non-operating storage temperature is from -40°C to 70°C.

NOTE: REVISION IMPOR-MATION MUST ALSO BE ! SEE ISSUE CONTROL REFLECTED ON THE ISSUE | RECORD FOR COM-CONTROL RECORD, WHICH | PLETE LIST OF SMEETS IS A PART OF THIS COMPRISING THIS DRAWING.

W.D.

SECTION II

DETAILED DESCRIPTION AND THEORY OF OPERATION

- 1. ASSOCIATED DOCUMENTS
- 1.1 Assembly and schematic drawings 322067 (MCO67) and 8387 WD.
- 1.2 Logic symbols and truth table 8399 WD.
- 2. DETAILED DESCRIPTION AND THEORY OF OPERATION
- 2.1 Mode Switching

The mode switch is comprised of a momentary contact transfer switch (break before make) containing a lamp indicator. When the switch is operated, the normally closed contact opens first enabling the input to the associated gate, which is part of a latch arrangement. The input of this gate is held low, however, by the other half of the latch associated with the normally open contact. Next, the normally open contact closes, driving the input of its associated gate low and switching the output high. The output of the gate associated with the normally closed contact then switches low, causing a high to low transition on the input to the J-K flip-flop changes state each time a high to low input transition occurs on the input.)

When the mode switch is released, the normally open contact returns to its open condition and enables the input to its associated gate. Next, the normally closed contact returns to its closed condition, putting a low input on its gate, which returns the output of the latch to a high. This low to high transition occurs on the input to the J-K flip-flop, but has no effect on its output.

The output of the flip-flop drives a lamp through an amplifier (Pin 32), and also leaves the card to control other circuitry (Pin 22 and 28).

2.2 Lamp Driver

A low input to the lamp driver provides a current path through the 3.6K resistor and from the base of a PNP transistor. The transistor turns on, and provides a bias current through the 1.5K ohm resistor to turn on the NPN transistor. This transistor acts as a switch connecting the lamp from the +12.5 volt supply, through a 91 ohm limiting resistor, to the -12.5 volt supply. Thus the lamp is turned on.

2.3 <u>Set Clock</u>

2.3.1 The set clock is a crystal controlled, astable multivibrator composed of Q1 and Q2 operating at 128 times the bit rate. The transistors are arranged as grounded emitter inverting amplifiers with R7 providing

115

SEE ISSUE CONTRO

MATION STALSO (
REFLECTED ON THE ISSUE (
CONTROL RECORD, WHICH (
IS A PART OF THIS (
DRAWING.

#DP

some stabilization and feedback for Q2 and R10 providing bias for Q1. R6 provides collector feedback and base bias for Q2. C2 couples the output of Q2 to the base input of Q1. A quartz crystal provides feedback from the collector of Q1 through current limiting resistor R5 and into the base of Q2 at the critical frequency of the crystal. A negative transition on the C2 base momentarily turns it off, thus causing a positive transition to be coupled by C2 into the Q1 base, momentarily turning it on and causing a negative transition to be coupled through the crystal and again momentarily turn Q2 off. C2 decouples oscillations of higher harmonics that might occur due to stray capacitances associated with the crystal.

The output of Cl is also connected to the input of the J-K flip-flop, where every negative transition causes a change in the state of its output, thus dividing the frequency in half. This signal is again divided in half by the other J-K flip-flop. The clock signal leaves the card as Fx32.

2.4 Motor Control (Line)

Punch and printer motors are turned on whenever the set is either in the "OFF-LINE" mode, or when a message is being received "CN-LINE". Additionally, the typing unit motors are held "on" while tabulating "ON-LINE", even though a message has been completed.

2.4.1 A "motor start" signal, signifying that a message is present "ON-LINE", enters the assembly and is gated with the keyboard local and line tabulation signals, and is then inverted, so that the "Printer Receive Message" output will be low when a "motor start" signal is received, or when the keyboard is in the "local" mode.

2.5 <u>Control Character Blind Inhibit</u>

The control character blind is a 13 bit marking interval following the transmission of every control character. This delay is necessary to provide sufficient time for the printer to execute any one of its control functions, before beginning to receive the next character.

A low on Pin B19 inhibits the delay feature on the line distributor. The delay is disabled during all Keyboard transmission, because Answer Back Message Available is high during this time keeping MLB2-6 low. Whenever the Answer Back is sending, Answer Back Message Available is low, enabling the delay by keeping MLB2-6 high.

GENERAL TIMING DIAGRAM **PRESS** RELEASE PRESS RELEASE $[i]_{[l]}$ līi 11.4 (PNI4) MODE SELECTION T= DURATION OF CONTACT OPERATION. SWITCH N.O. (PINIS) TOGGLE INPUT TO J-K FLIP-FLOP (MLBI-2) t ? 100 NANOSECONDS KBD. KEYBOARD "LOCAL" PRINTER "LOCAL" KEYBOARD "ON-LINE" PRINTER "ON-LINE" LOCAL PTR. LOCAL (PIN22) OFF LINE LAMP LAMP ON LAMP OFF (PIN 32) QI COLLECTOR (F X 128) 52 MICROSECONDS NOTE: REVISION INFOR-MATION MUST ALSO BE VH. REFLECTED ON THE ISSUE CONTROL RECORD, WHICH SEE ISSUE CONTROL PINS 3,4,5 VĊC (F X 32) IS A PART OF THIS RECORD FOR COM-DRAWING. PLETE LIST OF SHEETS COMPRISING THIS W.D. 208 MICROSECONDS

FIGURE I

118

CIRCUIT DESCRIPTION OF THE RECEIVE CONTROL CARD (W/REGENERATOR) (ASSEMBLY NUMBER 322062)

TABLE OF CONTENTS

SECTION	DESCRIPTION	IN SECTION
ı	General Technical Information	6
II	Detailed Description and Theory of Operation	11

NOTE: REVISION INFOR-MATION MUST ALSO BE | SEE ISSUE CONTROL REFLECTED ON THE ISSUE | RECORD FOR COM-CONTROL RECORD, WHICH ! IS A PART OF THIS | COMPRISING THIS DRAWING.

CIRCUIT DESCRIPTION OF THE RECEIVE CONTROL CARD (ASSEMBLY NUMBER 322062)

SECTION I

GENERAL TECHNICAL INFORMATION

1. BASIC FUNCTION

- 1.1 The 322062 Circuit Card Assembly controls and directs telegraph signals to the appropriate receiving device. The circuit receives serial input signals and provides serial output signals. An EIA input amplifier receives incoming on-line signals. Signals generated locally are received directly from sending distributors.
- 1.2 Several other functions are provided. These functions are:
- 1.2.1 Signal regeneration which changes input line data signals distorted 40% or less to output signals with less than 3% distortion. The regenerator assures a minimum character length of 9.8 units at 150 baud (150 wpm) and 10.6 units of 110 baud (100 wpm).
- 1.2.2 Detects improper received signal parity and provides power to an external parity error detection indicator lamp.
- 1.2.3 Half or full duplex selection controls operation in either the half or full duplex mode.
- 1.2.4 Line or local tabulation locks all sending devices during tabbing functions.
- 1.2.5 An output to indicate a receiving device in alarm indicates an alarm condition for receivers.

2. GENERAL TECHNICAL DATA

2.1 <u>Input Characteristics</u>

The inputs to the circuit assembly are either EIA (RS-232-B) or nanctype integrated diode transistor logic (DTL) inputs. EIA inputs are defined in Electronic Industries Association Standard RS-232-B. Each DTL input is approximately a 1.4 ma load to the device sinking current from it. At no time should any of these inputs be more positive than 8 volts or more negative than -.7 volts.

2.1.1 Received Data (Pin 20)

This input receives an EIA data signal from the signal line. This input is marking when the voltage is between OV to -25V and is spacing when the voltage is between +3V to +25V. A spacing signal greater than .5 bit in length forces the regenerator to cycle and monitor the line for the duration of one character.

SEE ISSUE CONTROL
RECORD FOR COMPLETELIST OF SHEETS
COMPRISING THIS
W.D.

MOTE: REVISION INFOR-MATION MUST ALSO BE REFLECTED ON THE ISSUE CONTROL RECORD, WHICH IS A PART OF THIS DRAWING.

2.1.2 10-11 Bit Code (Pin 29)

This input is grounded when the regenerator is operating with signals containing 10 bits per character (one stop bit). It is open or high for characters containing 11 bits (two stop bits). The device driving this input must be capable of sinking three DTL loads.

2.1.3 FX32 (Pin 16)

This input is from an external oscillator. The frequency of the oscillator must be 32 times the desired bit rate. The device driving this input must be capable of sinking two DTL loads.

2.1.4 HDX N.O. (Pin 34)

This input is normally in the 1-state. When in the full duplex mode (FDX), a low (0-state) on this input will change the logic to half duplex mode. This contact must be capable of sinking two DTL loads.

FDX N.O. (Pin 26) 2.1.5

This input is normally in the 1-state. When in the half-duplex mode (HDX) a low on this input will change the logic to the full duplex mode. This contact must be capable of sinking two DTL loads.

Normalize (Pin 33) 2.1.6

This input is normally in the 1-state. At certain times it is desirous to condition selected set logic to a predetermined state. A low input on this lead will condition the full-half duplex latch (FHDL) to the half duplex state. This input represents one DTL load.

Signal Output (Local) (Pin 13) 2.1.7

This input is connected to the local distributor's data signal output and represents one DTL load. The signal moves through gated logic to the proper receiving device.

2.1.8 Signal Output (Line) (Pin 27)

This input is connected to the line distributor's data signal output and represents one DTL load. The signal moves through gated logic to the proper receiving device.

2.1.9 Parity Error N.O. (Pin 25)

This input is normally in the 1-state. A low on this input will reset the parity error lamp latch (PELL) which turns off the parity error received lamp driver. The device driving this input must be capable of sinking two DTL loads.

> NOTE: REVISION INFOR- i MATION MUST ALSO BE | SEE ISSUE CONTROL REFLECTED ON THE ISSUE | RECORD FOR COM-CONTROL RECORD, WHICH | PLETE LIST OF SHEETS IS A PART OF THIS | COMPRISING THIS DRAWING.

W.D.

2.1.10 Line Trouble Indication (Pin 21)

This is an EIA input from an external control device or from a data set. It identifies an abnormal line condition. An ON condition causes the Parity Error or Line Trouble lamp to light.

2.1.11 Tab N.C. (Pin 22)

This is a contact input from the typing unit indicating to a local sending device that a tabbing condition is in process. The contact must be capable of sinking two DTL loads.

2.1.12 Tab N.O. (Pin 23)

Same as Section 2.1.11.

2.1.13 Printer Local (Pin 14)

This input primarily directs the proper data signals (line or local) to the typing unit and primes certain "receiver in alarm" gates. It also inhibits the line tab and parity error outputs (ribbon shift) when the printer is in the local mode. This input represents one DTL load.

2.1.14 Printer Selectable (Pin 10)

This lead monitors the typing unit's paper supply. With a full paper supply the lead is normally in the O-state. It should revert to the 1-state when a paper out condition exists or upon termination of a call if a low paper condition exists. This lead represents one DTL load.

2.1.15 Printer Ready (Pin 9)

This input is normally low when the printer motor is operating. It reverts to the 1-state when the motors are OFF. This information is used to prime "alarm" logic. This lead represents one DTL load.

2.1.16 Punch Ready (Pin 7)

This input is normally low when the punch motor is operating. When the punch motor is OFF, it reverts to the 1-state. It is used to prime "alarm" logic. The input represents one DTL load.

2.1.17 Punch Local (Pin 8)

This input directs the proper data signals (line or local) to the punch and primes certain "receiver in alarm" gates. When this lead is in the O-state, the punch receives local data. In the 1-state and no blind condition, the punch receives line data. This lead represents one DTL load.

2.1.18 Punch Blind (Pin 6)

When this input is in the O-state, the punch is blinded to data signals. This input represents five DTL loads.

E SEE ISSUE CONTROL

IE RECORD FOR COM
H PLETELIST OF SHEETS

S COMPRISING THIS

I W.D.

MATION MUST ALSO BE SEE REFLECTED ON THE ISSUE RECCONTROL RECORD, WHICH PLET IS A PART OF THIS COMDANING.

2.1.19 Punch Selectable (Pin 4)

This lead monitors the punch tape supply. With a full tape supply the lead is normally in the 0-state. It should revert to the 1-state when a paper out condition exists or upon termination of a call if a low tape condition exists. This lead represents one DTL load.

2.2 Output Characteristics

The outputs from this assembly are either nand type diode transistor logic (DTL) or transistor driver outputs. Each output will be rated by the number of DTL loads it can sink. Each DTL load is approximately 1.4 ma.

2.2.1 Line Received Data (Pin 19)

This output follows the EIA received signal input lead. This lead is in the O-state when the EIA input is spacing and is in the 1-state when the EIA input is marking. It is used in other system logic to indicate the presence of a long spacing signal. This output will sink 20 DTL type loads.

2.2.2 Regenerated Data (Pin 15)

This output provides a data signal derived from the received signal input lead which is practicably distortion free. This lead is in the 1-state for a MARK and in the O-state for a SPACE. This output will sink seven loads.

2.2.3 Parity Error Received (Pin 30)

This output, normally in the 1-state, reverts to the 0-state whenever a character is detected with incorrect vertical parity. This indication is presented at the end of the errored character. This lead will sink six loads.

2.2.4 Full Duplex (FDX) (Pin 24)

For half duplex operation this output is in the 1-state. When a full duplex command is received, this output reverts to the O-state. It is capable of sinking four loads.

Tab (Line) (Pin 31) 2.2.5

This output is normally in the 1-state. When a tabbing function occurs with the unit in the local and half duplex mode, the lead reverts to the O-state until the tabbing function is completed. This indication is used in other system logic to intercept the line distributor's "PRESENT NEXT CHARACTER" (PNC) output. It will sink eight DTL loads.

2.2.6 Tab (Local) (Pin 12)

This output is normally in the 1-state. When a tabbing function occurs with the typing unit in the local mode, the lead reverts to the O-state until the tabbing function is completed. This indication is used in other system logic to intercept the local distributor's "PRESENT NEXT CHARACTER" output. It will sink eight DTL loads. NOTE: REVISION INFOR- i

MATION MUST ALSO BE ! SEE ISSUE CONTROL REFLECTED ON THE ISSUE ; RECORD FOR COM-CONTROL RECORD, WHICH IS A PART OF THIS I DRAWING.

PLETE LIST OF SHEETS COMPRISING THIS W.D.

2.2.7 Printer Serial Data (Pin 11)

This lead presents serial data derived from the incoming signal line from the line/local distributor to the printer selector magnet driver. It is in the 1-state for a marking bit and in the 0-state for a spacing bit. This output will sink seven DTL loads.

2.2.8 Punch Serial Data (Pin 3)

This lead presents serial data derived from the incoming signal line or from the line/local distributor to the punch selector magnet driver. A marking bit is in the 1-state and a spacing bit is in the 0-state. This output will sink seven DTL loads.

2.2.9 Receiver in Alarm (Pin 5)

This output indicates to external logic that a receiving device is in an alarm condition or that no receiving device is available. This lead is normally in the 1-state but changes to the 0-state when an alarm condition is present. This output will sink four DTL loads.

2.2.10 Parity Error Not(Pin 32)

This output normally in the O-state reverts to the 1-state upon the reception of a parity errored character and remains in the 1-state until a character with the correct parity is received. This signal is used in external logic to change the color of the printed character. Eight loads may be attached to this lead.

2.2.11 Line Trouble/Parity Error Lamp (Pin 18)

This output drives a lamp located on the control strip to indicate a parity error. A parity error will cause this lead to change to the "ON" state providing power to this lamp. It remains in this state until manually reset.

Character in Process (Pin 28) 2.2.12

When this lead is in the 1-state, the regenerator is idling. This lead reverts to the O-state during the time in which a character is processed through the regenerator. This output will sink one DTL load.

2.3 Size

The receive control card measures $5-3/4 \times 4-1/4$ inches. It is designed to mate with a standard 36 pin circuit card connector.

2.4 Options

2.4.1 10-11 Unit Code

The receive control may be changed from an eleven unit code to ten unit code by grounding Pin 29. NOTE: REVISION INFOR-

> REFLECTED ON THE ISSUE | RECORD FOR COM-CONTROL RECORD, WHICH | PLETE LIST OF SHEETS IS A PART OF THIS ! COMPRISING THIS DRAWING.

MATION MUST ALSO BE ! SEE ISSUE CONTROL W.D.

Half Duplex (Strap A) 2.4.2

The assembly may be permanently strapped for half-duplex by having strap A in place.

Full Duplex (Strap B) 2.4.3

The assembly may be permanently strapped for full duplex by having strap B in place and removing strap A.

Auxiliary Receiver (Strap C) 2.4.4

Strap C remains in place when an auxiliary receiving device, such as a reperforator, is part of the system. It is used to indicate, along with other receiving devices, a capability to receive incoming line data. If no receiving device is in the line mode, an alarm condition is generated.

2.5 Miscellaneous Requirements

2.5.1 Power Supply Requirements

 V_{DC}

I ma (max)

5V to 6.6V

390 ma

2.5.2 Operating Temperature Range

O°C to 70°C (free air)

2.5.3 Storage Temperature Range

-40°C to +70°

124

NOTE: REVISION INFOR-MATION MUST ALSO BE | SEE ISSUE CONTROL REFLECTED ON THE ISSUE | RECORD FOR COM-CONTROL RECORD, WHICH | PLETE LIST OF SHEETS IS A PART OF THIS COMPRISING THIS DRAWING.

W.D.

SECTION II

DETAILED DESCRIPTION AND THEORY OF OPERATION

- ı. ASSOCIATED DOCUMENTS
- 1.1 See assembly drawing 322062 (MC062) and schematic drawing 9383 WD.
- 2. DETAILED DESCRIPTION AND THEORY OF OPERATION

2.1 General

The Receive Control card assembly is described in two parts, signal regeneration (regenerator) and data control (receive control). Refer to the timing diagrams, flow chart, and schematic 8393 WD to aid in understanding the following description. The flow chart is intended to be used as a guide to help in understanding the operation of the regenerator. It should be studied in conjunction with the circuit schematic and timing diagram. The rectangular symbols denote functions that are to be performed, and the triangular shaped symbols denote a decision point. It is not intended that any of the symbols be construed to represent logic functions. chart is primarily intended to relate circuit operation with respect to time.

2.2 Regenerator

The mode of operation described first is for characters of 10 unit code. This requires a ground or 0-state on Pin 29.

Assume that the regenerator is in an idle condition. The timer is not operating because the output of the Start Gate, MLD3-6, is in the O-state. This gate is in the O-state when the receive signal input is MARKING continuously and the Timer Control Latch, TCL, has been reset. TCL resets at the end of each character.

When a SPACING signal (Start bit) appears at the receive signal input, Pin 20, the output of MLCl-11 switches to the 0-state. This forces the Start Gate to the 1-state, releasing the timer.

After 1/2 bit time duration, a clock pulse appears at MLD3-8. This sets a one count in the bit counter, which in turn sets TCL via MLF1-3 and MLF1-6. The output of the TCL clamps the Start Gate "ON" for a full character interval. Control of the timer is now removed from the signal line.

If the SPACING signal is not present for a full 1/2 bit interval, however, the TCL will not have been set. Consequently, as the Receive Signal Input returns to a MARK, the Start Gate reverts to a O-state, clearing the timer to the idle state. A character, therefore, will not be regenerated.

When the SPACING signal is longer than 1/2 bit, the timer is locked on and delivers clock pulses at bit frequency. These pulses are used to

> NOTE: REVISION INFOR-MATION MUST ALSO BE | SEE ISSUE CONTROL REFLECTED ON THE ISSUE | RECORD FOR COM-CONTROL RECORD, WHICH 1 IS A PART OF THIS COMPRISING THIS DRAWING.

PLETE LIST OF SHEETS W.D.

cycle the bit counter, the data flip-flop, and the parity flip-flop. The function of each of these circuits is as follows:

2.2.1 Bit Counter

The function of the bit counter, composed of four binary elements and two gates arranged to operate as a decade counter, is that of timing out a character interval. When a count of ten is reached, the output of MLF1-3 switches to the O-state. (Refer to the diagram and timing chart of Figure 1 for information on intermediate states of the bit counter.)

2.2.2 Data Flip-Flop

Clock pulses generated by the timer process data through the Data Flip-Flop, MED1. Incoming line data (which may be distorted) appears at the synchronous set and clears inputs of MLD1. This data is sampled and read into the data flip-flop by the clock pulses. The inverted output of the data flip-flop, distortion free, is applied to the Regenerated Data Gate, MLF2-11.

2.2.3 Parity Flip-Flop

The function of the parity flip-flop is to search for even parity on the 8 data bits of a character. The parity flip-flop changes states each time a MARK signal from the data flip-flop is read into it by the timer clock. The inverted output of the parity flip-flop is applied directly to the Parity Error Received Gate, MLF2-6, where it is sampled at the end of each character by the bit counter. The output of the gate remains in the 1-statefor correct parity or, conversely, switches to the 0-state if a parity error has been detected.

2.2.4 Timer Control Latch Reset

After the 10th count is reached, the timer continues counting for an interval designed to guarantee regeneration of a minimum length stop bit. When operating in the 10 unit character code, this time period is approximately 0.3 of a bit. At this time Stop Bit Regenerator Gate, MLE1-6, has three of its four inputs primed (extender inputs CR5 and CR6 primed by 10 unit code and TCL respectively) to reset the timer control latch. The remaining input is controlled by the Synchronism Gate, MLE3-8, which senses for either the presence of correct parity or the presence of a marking bit in the data flip-flop. If either is present the regenerator is considered to be in synchronism with the signal line and gate MLE3-8 is in the 1-state. Now all inputs of the stop bit regenerator gate are in the 1-state, resetting TCL and the timer. The regenerator now waits for a new character.

If the regenerator is not in apparent synchronism with the signal line, i.e., parity incorrect and no marking bit in the data flip-flop, Synchronism Gate, MLE3-8, will not permit the stop bit regenerator gate to reset TCL and the timer. The regenerator continues to run 0.3 of a bit

> NOTE: REVISION INFOR-MATION MUST ALSO BE REFLECTED ON THE ISSUE | RECORD FOR COM-CONTROL RECORD, WHICH IS A PART OF THIS COMPRISING THIS DRAWING.

SEE ISSUE CONTROL PLETE LIST OF SHEETS W.D.

beyond the next clock pulse or pulses until the conditions for synchronism are achieved. Only then will TCL and the timer be reset. The regenerator logic is now conditioned for the start of a new character. It waits for the next 1/2 bit SPACING "start" signal to begin a new cycle.

For units operating with characters consisting of 11 bits, i.e., with two stop bits, Stop Bit Regenerator Gate, MLEL-6, is electrically replaced by Stop Bit Regenerator Gate MLE1-8. This is accomplished by removing the ground on Pin 29. MLE1-6 is inhibited through its CR5 input while MLE1-8 is primed through its CR3 input. The Stop Bit Regenerator Gate, MLE1-8, operates in a very similar manner to MLE1-6. Its function, however, is to time out 1.1 bit elements instead of .3 elements after the 10th count. Three inputs are used for this purpose, two from the timer and one from a latch made up of MLE3-11 and MLE2-8.

The MLE2-12 gate has inputs from the timer such that when .75 bits are sensed, the MLE3-11, MLE2-8 latch is set. Approximately .35 bits later the two inputs to MLE1 from the timer are high. If apparent synchronization is present (MLE3-8 high) the Stop Bit Regenerator Gate switches to the 0-state, resetting TCL. When TCL is reset, the MLE3-11, MLE2-8 latch is reset, and MLE1-8 is inhibited via diode CR4.

2.2.5 Parity Count Inhibit Gate

The function of the Parity Count Inhibit Gate, MLF2-3, is to prevent sampling for parity of the incoming signal during a stop bit. When the first clock pulse occurs, the stop bit of the previous character is stored by the data flip-flop. Consequently, the first clock pulse should not sample the data flip-flop for parity. Also, when operating in the ll unit character mode, the last clock pulse of a character occurs during the stop pulse and, therefore, should not be permitted to sample the data flip-flop. During both these time periods the output of MLF2-3 is low and the parity flip-flop is inhibited.

2.3 Receive Control

The second major function of the receive control circuit card is: to direct data received from a multiplicity of sources to the proper receiving device, to control the receiving alarm indicators, and to perform miscellaneous control functions associated with the receivers.

2.3.1 Receive Data Logic

Data is received from three sources. These are: regenerated data from the regenerator, data generated by the on-line sending distributor, and data generated by the local sending distributor. Assume a half duplex operating mode. Data received from the local sending distributor passes through MIG3-6 and primes output serial data gates associated with the printer and punch. Data associated with the line distributor passes through MLB1-3, The MLF2-8 output also MLB1-6 (primed in the half duplex mode) and MLF2-8.

> NOTE: REVISION INFOR-MATION MUST ALSO BE SEE ISSUE CONTROL REFLECTED ON THE ISSUE RECORD FOR COM-CONTROL RECORD, WHICH | PLETE LIST OF SHEETS IS A PART OF THIS | COMPRISING THIS DRAWING.

1 W.D.

primes serial data gates associated with the printer and punch. Receive data from the regenerator passes through MLF2-8 and also primes serial data gates associated with the punch and printer.

The input at Pin 14 is low when the printer is in the local mode, and high when it is in the on-line mode. Consequently, MIG3-11 is primed only when the printer is in the on-line mode. Thus, local data appears at Pin 11, the printer serial data output, when a printer local command appears at Pin 14, and on-line data appears at Pin 11 when an on-line command appears at Pin 14.

When the punch is in the local mode a low appears at Pin 8, and when the punch is on-line a high appears at that input. This input primes gate MLG2-6 which has as its second input the punch blind signal received at Pin 6. The punch blind signal is low when the punch is to be blinded and high when it is to be enabled. Thus, when the punch is local and enabled, only local data will appear at Pin 3, the punch serial data output. When the punch is enabled, on-line (Pin 8 high) and only on-line data will appear at Pin 3. When the input received at Pin 6 is low, signifying that the punch is to be blinded, the output at Pin 3 will remain continuously MARKING.

2.3.2 Receive Alarms

The output at Pin 5, receiver in alarm, is high when all receivers are functioning normally and low for an alarm condition. An alarm condition exists when one of the receiving devices is unable to function, i.e., out of paper, or, when no receiver is in the on-line condition during receipt of a message. The following are alarm conditions:

> Condition 1: The printer is on-line, the printer motors are not yet up to speed(printer not ready, Pin 9 high), and a spacing bit is received on line. MLH2-12 is switched.

Condition 2: The printer is on-line and a paper alarm is present. MLG2-8 is switched.

Condition 3: No receiving device is in the on-line mode. MLG2-11 is switched.

Condition 4: The punch is on-line and a tape alarm is present. MLH2-6 is switched.

Condition 5: The punch is on-line, the punch motors are not yet up to speed (punch not ready, Pin 7 high), and a spacing bit is received on line. MLH1-6 is switched.

All alarm gate outputs are connected together and appear at Pin 5. For applications where a printer must be on-line for a call to be received, strap C is removed. With strap C removed, MLC2-11 will switch to an alarm condition whenever the printer is off-line.

> NOTE: REVISION INFOR-MATION MUST ALSO BE ! SEE ISSUE CONTROL REFLECTED ON THE ISSUE CONTROL RECORD, WHICH ! PLETE LIST OF SHEETS IS A PART OF THIS | COMPRISING THIS DRAWING.

RECORD FOR COM-

2.3.3 Tabbing Contro

The purpose of the tabbing control logic is to prevent transmission from a local reader or keyboard until response to a tabbing function is completed by the local printer. The tabbing latch, TABL, is set by a contact on the typing unit during tabbing and is reset by a contact when the tabbing is complete. The output of this latch at MLB1-8 primes the MLA1-6 and the MLG2-3 gates. The MLG2-3 gate has two inputs. The second input is primed while the printer is in the local mode. The MLA1-6 gate has three inputs. The second input is high while the printer is on-line, and a third input to the MIAl-6 gate is high when the unit is in the half duplex mode. Thus a line tab indication at Pin 31 (0-state) will be present only when the typing unit is on-line, tabbing is in process, and the terminal is in the half duplex mode. A tab condition will be present at Pin 12 (0-state) only when the printer is in the local mode and tabulation is in process.

2.3.4 Full Duplex

A full duplex latch, FHDL, is operated directly from the typing unit. When a full duplex command is sensed, Pin 26 is shunted to ground (0-state) setting the latch. The latch is reset blen a half duplex command at Pin 34 is sensed, or when the system is normalized by a logical zero at Pin 33. The output of the latch, MIA1-12, at Pin 24, is a logical zero for full duplex and a logical one for half duplex. The output of FHDL also primes gates MLB1-6 and MLA1-6. When in the full duplex mode, locally generated line data will not pass through MLB1-6 and, therefore, will not be copied by the local printer. When in the full duplex mode, and while a tabulation is taking place, the line tab output will remain high. Transmission by a local reader or keyboard will continue, therefore, since the system is in full duplex mode.

The system may be wired permanently full duplex or permanently half duplex. For permanent full duplex, strap B should be connected and strap A removed. For permanent half duplex operation, strap A should be connected and strap B removed. For on-line control, both straps are removed.

2.3.5 Parity Error Display Logic

Parity errors may be displayed in either or both of two ways. These are a lamp located on tye control panel, or, by a ribbon shift to print the errored character in red. When a parity error is detected by the parity error circuitry of the regenerator, the parity error lamp latch, PELL, and the parity error ribbon latch, PERL, are both set. The output of the PELL latch drives a lamp amplifier composed of transistors Q2 and Q1, having an output at Pin 18. The output is turned ON, a logical lamp zero for a parity error. The output may also be turned ON by an EIA input (1-state) at Pin 21, the line trouble indication input. The "Parity Error or Line Trouble" output may optionally display either parity error or line trouble (Carrier Fail) or both. The PELL latch, and the associated parity error or line trouble lamp is turned OFF by a logical zero applied

> NOTE: REVISION INFOR-MATION MUST ALSO BE ! SEE ISSUE CONTROL REFLECTED ON THE ISSUE | RECORD FOR COM-CONTROL RECORD, WHICH ! PLETE LIST OF SHEETS IS A PART OF THIS COMPRISING THIS DRAWING.

W.D.

Circuit Description 8383 WD - CD -12


at Pin 25. The logical zero is derived from a reset switch contact closure on the control panel.

As an option, the parity error causes the printing of the errored character in red via the PERL latch. The output of this latch is applied through MLA3-3 and MLA3-6 to Pin 32. A logical one at Pin 32 operates the ribbon magnet through an amplifier on the ribbon magnet amplifier card. At the end of a character, the PERL latch is reset by the regenerator or by receipt of a SPACING signal identifying the beginning of the next character. A second input to the MLA3-3 gate prevents operation of the parity error ribbon circuitry when the printer is in the local mode.

130

NOTE: REVISION INFOR-MATION MUST ALSO BE REFLECTED ON THE ISSUE CONTROL RECORD, WHICH ! IS A PART OF THIS COMPRISING THIS DRAWING.

SEE ISSUE CONTROL RECORD FOR COM-PLETE LIST OF SHEETS W.D.



リーコェェェェェ




FIGURE 1

NOTE: REVISION INFOR-MATION MUST ALSO BE REFLECTED ON THE ISSUE CONTROL RECORD, WHICH IS A PART OF THIS DRAWING.

SEE ISSUE CONTROL RECORD FOR COM-PLETE LIST OF SHEETS COMPRISING THIS W.D.

TIMING DIAGRAM RECEIVING SIGNAL REGENERATOR P/O 322062 RECEIVE CONTROL ASSEMBLY




FIGURE 2

NOTE: REVISION INFOR-MATION MUST ALSO BE REFLECTED ON THE ISSUE i **CONTROL RECORD, WHICH** IS A PART OF THIS COMPRISING THIS DRAWING.

SEE ISSUE CONTROL RECORD FOR COM-PLETE LIST OF SHEETS I W.D.

TIMING DIAGRAM RECEIVING SIGNAL REGENERATOR P/O 322062 RECEIVE CONTROL ASSEMBLY




FIGURE 3

NOTE: REVISION INFOR-MATION MUST ALSO BE REFLECTED ON THE ISSUE CONTROL RECORD, WHICH IS A PART OF THIS DRAWING.

SEE ISSUE CONTROL RECORD FOR COM-PLETE LIST OF SHEETS COMPRISING THIS W.D.




FIGURE 4

MOTE: REVISION INFOR-MATION MUST ALSO BE REFLECTED ON THE ISSUE CONTROL RECORD, WHICH IS A PART OF THIS DRAWING.

SEE ISSUE CONTROL RECORD FOR COM-PLETE LIST OF SHEETS COMPRISING THIS W.D.



CIRCUIT DESCRIPTION OF THE CHANNEL CONTROL CARD (ASSEMBLY NUMBER 322068)

TABLE OF CONTENTS

SECTION	DESCRIPTION	IN SECTION
I	General Technical Information	3
II	Detailed Description and Theory of Operation	7

NOTE: REVISION INFOR-MATION MUST ALSO BE | SEE ISSUE CONTROL REFLECTED ON THE ISSUE CONTROL RECORD, WHICH IS A PAST OF THIS DRAWING.

CIRCUIT DESCRIPTION OF THE CHANNEL CONTROL CARD (ASSEMBLY NUMBER 322068)

SECTION I

GENERAL TECHNICAL INFORMATION

1. BASIC FUNCTION

1.1 The 322068 Circuit Card Assembly provides information to the data set or other line interface unit about the receiving status of the terminal and accepts information about the line connection status of the terminal.

1.2 Additional Features

Timed Send interrupt generation

Timed Receive interrupt detection

On-Line Motor start control for switched or non-switched service

On-Line transmission control

Out of service, do not answer

GENERAL TECHNICAL DATA

2.1 <u>Input Characteristics</u>

The inputs to the assembly are positive nand type integrated Diode Transistor Logic (DTL) inputs. Each DTL input is approximately a 1.4 ma load to the device sinking current from it. At no time should any of these inputs be more positive than 8 volts or more negative than - .7 volts. Voltage levels represented by the 1-state (high) and 0-state (low) are approximately +6V and OV respectively. A logic one (high) draws no current from the input of the logic element.

2.1.1 Line Receive Data (Pin 9)

This pin is high when data is not being received or when the signal line is MARKING, and goes low when the signal line is SPACING. Interrupt, a space on line of at least 195 m.s., will appear on this pin.

2.1.2 Line Send Data (Pin 10)

This pin is high when data is not being sent or when a mark is being sent, and will go low when space is sent on line.

2.1.3 Proceed N.O. (Pin 20)

This lead is normally high and goes low when the proceed switch is operated. This low will reset the Proceed Control Latch (PCL).

2.1.4 ACK N.O. (Pin 19)

This lead is normally high and goes low when an ACK character is detected in the printer function box. This low will reset the Proceed Control Latch (PCL).

2.1.5 NAK N.O. (Pin 23)

This lead is normally high and goes low whenever a NAK character is detected in the printer function box. This low will set the Proceed Control Latch (PCL).

2.1.6 Receiver in Alarm (Pin 29)

This lead is normally high and goes low when a line receiver goes into an alarm condition. A low on Pin 29 starts a SEND INTERRUPT signal and resets the Data Terminal Ready Latch (DTRL).

2.1.7 <u>Interrupt Switch (N.O. Pin 32) (N.C. Pin 31)</u>

These pins accept a break-before-make transfer switch, with the common terminal grounded. Operating the switch starts a send interrupt signal.

2.1.8 Parity Error Received (Pin 30)

A low on this pin starts a send interrupt signal.

2.1.9 Printer Local (Pin 12)

This pin must be made low when the printer function box is "off-line" (local).

2.1.10 <u>EOT N.O.</u> (Pin 13)

This pin must be made low momentarily when the ASCII character EOT is detected by the printer function box.

2.1.11 Data Set Ready (Pin 25) (EIA Lead CC)

The voltage, current, impedance and logic characteristics of this lead are defined by EIA Specification RS232B.

2.1.12 Out of Service Switch (N.O. Pin 34) (N.C. Pin 33)

These pins accept a break-before-make transfer contact with grounded common terminal. Operating the switch turns on the out of service lamp, and causes the line interface unit (e.g. Dataphone Data Set) not to answer any calls.

2.1.13 Selected to Receive (Pin 27)

The voltage, current, and impedance characteristics of this lead are defined by Section 4 of EIA Specification RS232B.

138

MATION MUST ALSO BE SEE ISSUE CONTROL REFLECTED ON THE ISSUE | RECORD FOR COMCONTROL RECORD, WHICH | PLETE LIST OF SHEETS IS A PART OF THIS | COMPRISING THIS DRAWING.

2.1.13 (Continued)

When the lead is "ON", the set will be prepared to receive a message and the "selected to receive" lamp will light.

2.2 Channel Control Outputs

2.2.1 Normalize (Pin 22)

This lead is low when there is no on-line call in process. The lead is used to restore circuits affecting on-line operation to a preselected "Normal" state after a call.

2.2.2 Send Interrupt (Pin 28)

This lead goes low for approximately 200 to 350 m.s. when the SEND INTERRUPT circuit is operated.

2.2.3 Halt (Pin 21)

This lead goes low when sending on-line is not permitted.

2.2.4 Selected to Receive Lamp (Pin 18)

See Section I, Paragraph 2.1.13 above.

2.2.5 Out of Service Lamp (Pin 26)

See Section I, Paragraph 2.1.12 above.

2.2.6 Motor Start (Pin 14)

This pin goes low when a call is in process, and is used to start all set motors.

2.2.7 Data Terminal Ready (Pin 17) (EIA Lead CD)

The voltage, current, impedance, and logic characteristics of this lead are defined by EIA Specification RS232B.

> NOTE: REVISION INFOR-MATION MUST ALSO BE ! REFLECTED ON THE ISSUE CONTROL RECORD, WHICH ! PLETE LIST OF SHEETS IS A PART OF THIS COMPRISING THIS DRAWING.

SEE ISSUE CONTROL RECORD FOR COM-W.D.

SECTION II

DETAILED DESCRIPTION AND THEORY OF OPERATION

1. ASSOCIATED DOCUMENTS

- 1.1 Assembly and Schematic Drawing 322068 (MC068) and 8388WD, respectively.
- 1.2 Logic symbols and truth tables per 8399WD.

DETAILED DESCRIPTION AND THEORY OF OPERATION

2.1 MOTOR CONTROL

The MOTOR START lead (Pin 14) low, starts all set motors. The conditions permitting "MOTOR START" are variable by strap option on the channel control card.

Output 8 of MLE2 controls "MOTOR START" and will be low only when Inputs 9, 10 and 11 of MLE2 are high.

MLE2 Input 9 controlled by MCL Section II, Paragraph 2.2.3 below MLE2 Input 10 controlled by EOT Section II, Paragraph 2.2.2 below MLE2 Input 11 controlled by DSR Section II, Paragraph 2.2.1 below

2.2 Switched Service Motor Control

In switched service, "MOTOR START" is controlled by "DATA SET READY" Pin 25 (EIA Lead CC). If the set motors are to be stopped or kept from starting by some condition in the terminal, "DATA TERMINAL READY" (Pin 17 - EIA Lead CD) will be turned off. The line interface unit must recognize DTR off as a request for "Disconnect" when DSR is on, and as a request for "DO NOT ANSWER" when DSR is off.

2.2.1 DATA SET READY (DSR) (EIA LEAD CC)

When Pin 25, "DATA SET READY" is high (per EIA Specification RS232B), amplifier A-1 is turned on, holding Inputs 9, 10, 12 and 13 of MLD1 low. Output 8 of MLD1 drives Input 11 of MLE2 high.

If Inputs 9 and 10 of MLE2 are also high, "MOTOR START" (Pin 14) will turn on (low).

Amplifier A-1 output is also connected to Strap F, to control the "OUT OF SERVICE" option. See Section II, Paragraph 3.2.3 below.

2.2.2 End of Transmission (EOT)

Input 10 of MLE2 will be low during the time that "EOT N.O." (Pin 13) is low and "PRINTER LOCAL" (Pin 12) is high. If Strap "B" is installed, the same signal will reset DTRL, turning off "DATA TERMINAL READY" (Pin 17 - EIA Lead CD).

140

MAT. MUST ALS. SE ISSUE CONTROL
REFLECTED ON THE ISSUE RECORD FOR COM.
CONTROL RECORD, WHICH PLETE LIST OF SHEETS
IS A PART OF THIS COMPRISING THIS DRAWING.

2.2.3 Motor Control Latch (MCL)

For switched service, MCL is held reset, by installing Strap C, holding Input 9 of MLE2 high.

2.3 Private Line Motor Control (Non-Switched Service)

In non-switched service, DSR (Pin 25) may be on continuously, indicating that the line interface unit is always ready to operate. The set motors will run continuously.

If this condition is undesirable, the optional idle line motor turn off circuit may be enabled by removing Straps C, F and M, and installing Straps D and E.

2.3.1 Data Set Ready

The line interface unit should keep Data Set Ready (Pin 25) ON continuously, keeping Input 11 of MLE2 high (See Section II, Paragraph 2.2.1 above).

2.3.2 End of Transmission (EOT)

Output 11 of MLE4 will be momentarily low when EOT is detected (See Paragraph 1.12 above). Input 10 of MLE2 will be low, turning off "MOTOR START" (Pin 14) and turning on "NORMALIZE" (Pin 22) through MLE4 Output 6. Strap "D", installed, allows this signal to set MCL and MTL. MCL, Set, holds Input 9 of MLE2 low, keeping "MOTOR START" (Pin 14) off.

2.3.3 Idle Line Turn-Off

Timer E, nominally 3 seconds, sets the MARK TIMER LATCH (MTL) and the MOTOR CONTROL LATCH (MCL) when timed out. MCL, Set, holds Input 9 of MLE2 low, keeping "MOTOR START" (Pin 14) off. Timer E is saved (kept from timing out), by low (Spacing) signals on Pin 9, "LINE RECEIVE DATA", or Pin 10 "LINE SEND DATA". Either of these low inputs will force Output 6 of MLF4 high, Output 10 of MLE3 low, and Output 12 of MLE3 high. (MLE3 Output 12, low, shunts the base of Q9, allowing Timer E to time out. MLE3-12, high, allows Q9 to turn on, with base current through R50. The high state of MLE3 Output 12 will be voltage limited to the base emitter drop of Q9, about 0.6 volts. Measurements to determine the "ON" or "OFF" state of inverter MLE3-12 must be made at MLE3 Input 13).

2.3.3.1 Automatic Motor Turn Off

Uninterrupted marking (high) on line data Pins 9 and 10 for 3 seconds (nominal) allows Timer E to time out, setting MTL and MCL. Input 9 of MLE2 is held low by MCL Set and the motors stop.

2.3.3.2 Re-start from Automatic Stop

NOTE: REVISION INFOR-MATION MUST ALSO BE | SEE ISSUE CONTROL REFLECTED ON THE ISSUE i CONTROL RECORD, WHICH ! IS A PART OF THIS | COMPRISING THIS DRAWING.

RECORD FOR COM-PLETE LIST OF SHEETS W.D.

2.3.3.2.1 REMOTE Re-Start

A spacing signal (low) on either Pin 9 or Pin 10 resets MTL and saves Timer E. MTL, Reset, places a high on Input 4 of MLE1. When Pin 9 "LINE RECEIVE DATA" and Pin 10 "LINE SEND DATA" are both high, Input 5 of MLE1 will also be high. With Inputs 4 and 5 of MLE1 high, Output 6 of MLE1 will go low, resetting MCL. MCL Reset places a high on Input 9 of MLE2, and the set motors will start.

Since the set motors are not started until the signal line (Pins 9 and 10) is again marking in both directions, the receiving devices at the called terminal will detect a single ASCII "DELETE" character.

2.3.3.2.2 LOCAL Re-Start

The set motors are re-started in an originating terminal by sending INTERRUPT.

When INTERRUPT is sent, (see Section II, Paragraph 5 below)
Inputs 9 and 10 of MLA2 are high, forcing Output 8 low, and resetting MCL.
MCL Reset places a high on Input 9 of MLE2. If EIA Lead CC (Data Set Ready) is not off, and EOT is not received, the set motors will start. The receivers in the calling terminal do not detect spacing on line when INTERRUPT is sent. No "Hit" characters are generated.

The called station set motors are started on RECEIVE INTERRUPT as described in Section II, Paragraph 2.3.3.2.1 above. Receivers in the called station will detect one ASCII "Delete" character.

3. TERMINAL STATUS (DATA TERMINAL READY)

Data Terminal Ready (Pin 17 - EIA Lead CD) is driven by amplifier B. A low input to amplifier B drives Pin 17 negative, indicating to the line interface unit that the terminal is not ready to operate.

3.1 General

Three optional conditions are available to turn off Data Terminal Ready

Receiver in Alarm Section II, Paragraph 3.2.1 EOT Section II, Paragraph 3.2.2 Out of Service Section II, Paragraph 3.2.3

Out of Service Section II, Paragraph 3.2.3

Any one of these conditions will reset DTRL, placing a high on

Any one of these conditions will reset DTRL, placing a high on Input 1, of MLE3, forcing Output 2 of MLE3 and the input of amplifier B low. This turns off Data Terminal Ready. The reset condition must be removed before DTRL can be set. DTRL is set by a low on Output 8 of MLD1, which is low when Data Set Ready, EIA Lead CC, Pin 25 is OFF (Negative on Pin 25).

If Data Set Ready (Pin 25) is on continuously, as in non-switched service, DTRL cannot be set and none of the terminal status options should be used.

142

MATION M. ALSO BE SE ISSUE CONTROL
REFLECTED ON THE ISSUE | RECORD FOR COMCONTROL RECORD, WHICH | PLETE LIST OF SHEETS
IS A PART OF THIS | COMPRISING THIS
DRAWING.

3.2. Additional Outputs

DTRL Set output is connected to Input 3 of MLE3 to perform a transmitter control function. See TRANSMITTER CONTROL, Section II, Paragraph 4 below.

Output 2 of MLE3 is connected to Input 1 of MLF4 to inhibit detection of RECEIVED INTERRUPT when Pin 17, Data Terminal Ready, is low.

3.2.1 Receiver in Alarm

RECEIVER IN ALARM (Pin 29) is low when the condition of the line receivers prevents terminal operation, e.g. Paper out etc. Specification Number 61434 for a description of the conditions on RECEIVER IN ALARM.

Strap A, installed, permits RECEIVER IN ALARM, low, to reset DTRL.

Pin 29, low, also initiates SEND INTERRUPT. See Section II, Paragraph 5 below for a description of the SEND INTERRUPT circuit.

3.2.2 EOT Received On Line (See Section II, Paragraph 2.2.2)

3.2.3 Out of Service

3.2.3.1 General

The Out of Service option allows the operator to disable the This may be desirable during routine maintenance. (Changing forms, printer ribbons, etc.)

The option is enabled by removing Strap "L", and is operative only when the terminal is idle. The idle condition of the terminal is determined on the basis of strap options depending on the type of service in which the terminal is being used.

3.2.3.2 Operation

The lighted "OUT OF SERVICE" transfer switch is connected to Pins 33 and 34. Cycling the switch produces a single positive to negative transition on the toggle input of the "OUT OF SERVICE" flip-flop, MLA1 Input 2, causing the flip-flop to change state. When Output 6 of MLAl is low, the "OUT OF SERVICE" lamp will be lighted.

The inverse output of MLA1, Output 9, is connected to Input 13 of MLA2 and will be high when the "OUT OF SERVICE" lamp is lit.

When Input 12 of MLA2 is also high, Output 11 of MLA2 will be forced low, resetting DTRL. DTRL, reset, turns off Data Terminal Ready (Pin 17).

Three straps are provided for optional control of MLA2 Input 12, depending on the type of service in which the terminal is being used.

SEE ISSUE CONTROL RECORD FOR COMPLETE LIST OF SHEETS COMPRISING THIS W.D.

NOTE: REVISION INFOR-MATION MUST ALSO BE REFLECTED ON THE ISSUE CONTROL RECORD, WHICH IS A PART OF THIS DRAWING.



144

Teletype Corporation R & D Organization

3.2.3.2 (Continued)

Strap F installed: "OUT OF SERVICE" reset DTRL when "Data Set Ready" EIA lead CC, Pin 25, is off. Used in switched service.

Strap G installed: "OUT OF SERVICE" resets DTRL when "Selected to Receive" Pin 27, is off. Used in some non-switched services.

Strap E installed: "OUT OF SERVICE" resets DTRL when MCL is set. The set motors are stopped when MCL is set. Used with idle line turn off, in non-switched service.

4. TRANSMITTER CONTROL

HALT, Pin 21 is provided to inhibit on line transmission. The signal acts on the send control circuit (8382WD-CD; KSR sets or 8381WD-CD; ASR Sets) to light the "PROCEED" lamp when transmission is permitted.

The "HALT" signal should inhibit all transmitting devices except the answerback. This allows the answerback in a called terminal to generate the character which removes "HALT" (ACK).

"HALT", Pin 21 may be operated by the RECEIVE INTERRUPT circuit; see Section II, Paragraph 6 below.

- "HALT", Pin 21, is controlled by the PROCEED CONTROL LATCH, (PCL). 4.1 When PCL is set, Inputs 3, 4, and 5 of MLC4 are high and Output 6 is low, holding "HALT", Pin 21, low. PCL, reset, forces MLC4 Output 6 high, but "HALT" Pin 21 may be held low by "RECEIVE INTERRUPT". See Section II, Paragraph 6 below.
- 4.2 PCL Set (HALT in Effect)

4.2.1 NAK

Detection of the ASCII character NAK causes a contact closure on Pin 23, "NAK N.O.", setting PCL.

4.2.2 NORMALIZE

The "NORMALIZE" output (Pin 22) is derived from the Motor Start lead Pin 14. When Motor Start is high, indicating no MOTOR START, Inputs 4 and 5 of MLE4 are high and Output 6 of MLE4 is low, indicating "NORMALIZE". NORMALIZE sets PCL.

Received interrupt- Detection of interrupt signal sets PCL. 4.2.3

Proceed Control Latch (PCL) Reset (HALT not in effect) 4.3

4.3.1 ACK

Detection of the ASCII character ACK causes a contact closure on Pin 19, "ACK N.O.", resetting PCL.

> NOTE: REVISION INFOR-MATION MUST ALSO BE ! SEE ISSUE CONTROL REFLECTED ON THE ISSUE | RECORD FOR COM-CONTROL RECORD, WHICH IS A PART OF THIS DRAWING.

PLETE LIST OF SHEETS COMPRISING THIS W.D.

SEE ISSUE CONTROL
RECORD FOR COMPLETELIST OF SHEETS
COMPRISING THIS

NOTE: REVISION INFORMATION MUST ALSO BE SEI
REFLECTED ON THE ISSUE RE
CONTROL RECORD, WHICH PLI
IS A PART OF THIS CO
DRAWING.

4.3.2 PROCEED Switch

The normally open PROCEED switch, connected to Pin 20, when operated, resets PCL Operation of the PROCEED switch assumes that "HALT" (Pin 21) will go high.

4.4 PCL Disable

PCL may be held reset by installing Strap Y. This will prevent operation of "HALT" by PCL. Install Strap H to inhibit operation of HALT by RIL.

5. SEND INTERRUPT

The INTERRUPT switch, a break-before-make transfer switch, is connected to Pins 31 and 32. Cycling the switch produces a single positive to negative transition on Input 2 of MLA2. This transition is inverted twice by MLA2-3 and MLA2-6, then integrated by the network C-10 - R60 and applied to the toggle input of MLB1. MLB1 is primed by having "clear" Inputs 11 and 12 connected to Vcc and "Set" Inputs 3 and 4 grounded. This prime causes the negative going transition on Input 2 to drive the Normal output, Output 6, low. Output 6 is connected to Pin 28, send interrupt. Output 9, the inverted output, goes high when Output 6 goes low.

Output 9, high, removes the bias current sink for Q13, which turns off, turning off Q3. Q3 off allows C3 to charge through R16, with a time constant of 330 milliseconds. When the voltage at the anode of CR3 reaches approximately +1.2 volts with respect to ground, Q4 turns on with bias current through R16. The time required to reach turn on will be .806 (330) milliseconds or about 263 milliseconds, nominal.

Q4, turned on, holds Input 10 of MLB1, the set direct input, low. This drives MLB1 Output 6 high, ending the INTERRUPT, and forces MLB1 Output 9 low. This turns on Q13 and Q3, capacitor C3 discharges through R14 and Q3, and Q4 turns off. When Q4 turns off, the low on MLB1, Input 10 is removed, MLB1 remains set, with Output 6 high, and Output 9 low, until another positive to negative transition is detected at MLB1 Input 2.

The SEND INTERRUPT circuit is also triggered, as described above, when "RECEIVER IN ALARM" (Pin 29) is low. For the conditions under which "RECEIVER IN ALARM" is low, see Specification No. 61,434.

6. RECEIVED INTERRUPT

RECEIVED INTERRUPT timer RC1 controls PCL, which can operating "HALT" (Pin 21).

"INTERRUPT" is detected on Pin 9, LINE RECEIVE DATA, and is defined as a continuous Space on Line of more than 205 ms. LINE SEND DATA (Pin 10) must not contain the "SEND INTERRUPT" signal, generated by MLBl and RC2.

6. (Continued)

Pin 9, "LINE RECEIVE DATA" is low when the received data lead from the line interface unit is spacing. Output 6 of MLF4 will be high, holding Input 2 of MLF4 high. If DTRL is set, indicating that the terminal is ready to operate, Input 1 of MLF4 will also be high, and output 3 of MLF4 will be forced low. This drives Output 8 of MLE3 high, removing the bias current sink for Q17, the input transistor of RC1. 017 turns off, turning off 010. 010 off allows C7 to charge through R43. When the anode of CR4 reaches approximately +1.2V DC with respect to ground, Q11 turns on with bias current through R43.

C-7 charges to +1.2V in approximately .806 (12K ohms)(15 mfd) = 144 ms.

Oll, turned on, sets PCL, forcing "HALT" low.

"HALT", low, should act on the send control card (8381WD-CD) to turn off the "PROCEED" lamp, and inhibit transmission from keyboard (KSR Sets) or keyboard and reader (ASR Sets).

The "RECEIVE INTERRUPT DETECTION" circuit may be disabled by installing Strap H.

146

TE: REVISION INFOR-REFLECTED ON THE ISSUE | RECORD FOR COM-CONTROL RECORD, WHICH ! PLETE LIST OF SHEETS IS A PART OF THIS ;

ON MUST ALSO BE SEE ISSUE CONTROL COMPRISING THIS W.D.

CIRCUIT DESCRIPTION OF KEYBOARD CONTROL LOGIC (ASSEMBLY NUMBER 322044)

TABLE OF CONTENTS

SECTION	DESCRIPTION	IN SECTION	
I	General Technical Information	3	
II	Detailed Description and Theory of Operation	6	

147

NOTE: REVISION INFOR-MATION MUST ALSO BE ! SEE ISSUE CONTROL REFLECTED ON THE ISSUE | RECORD FOR COM-CONTROL RECORD, WHICH PLETE LIST OF SHEETS IS A PART OF THIS COMPRISING THIS DRAWING.

CIRCUIT DESCRIPTION OF KEYBOARD CONTROL LOGIC (ASSEMBLY NUMBER 322044)

SECTION I

1. BASIC FUNCTION

- The 322044 Circuit Card Assembly used in the Model 37 Service Unit converts the keyboard parallel input information levels (bits) to eight parallel output information levels (bits) representing USASCII characters. The card is capable of generating 128 distinct characters. These include 95 graphic characters, 32 control characters, and the delete character.
- Provisions are made for "piggy back" mounting of the "Character 1.1.1 Counter" Logic Card (322045) for specific ASR applications.

2. GENERAL TECHNICAL DATA

2.1 Input Characteristics

The inputs to the assembly are obtained from the keyboard contacts referenced to circuit ground. Each DTL input is a nominal 3.2 ma load on the signal source or contact.

2.1.1 Data Input (Pins 3,4,14,13,12,11,8,7)

The data inputs, bits 1 through 8, consist of MARKS or SPACES. The input logic levels are defined by using negative logic. That is, a MARK is a logic voltage level between circuit ground and +0.5 volts (low). A SPACE is a logic voltage level between +5.0 volts and +6.6 volts (high).

The KEYBOARD CONTROL, SHIFT INHIBIT, and SHIFT inputs are defined by using negative logic. A closed contact is referenced to circuit ground and is considered a logic one. An open contact is referred to the nominal 5.25 volt supply through a 3.6K ohm pull-up resistor and is considered a logic zero.

2.1.2 Keyboard Control (Pin 16)

The device driving this input must be capable of sinking 2 DTL loads (1 DTL load = 1.4 ma). This input is normally "low" except when generating control characters on keys which can perform other functions (EOT, ENQ).

2.1.3 Shift Inhibit (Pin 15)

The device driving this input must be capable of sinking 2 DTL loads. This input is normally high except when generating control characters on keys which can perform no other function and characters which are not affected by shift to upper case.

> NOTE: REVISION INFOR-MATION MUST ALSO BE !- SEE ISSUE CONTROL REFLECTED ON THE ISSUE | RECORD FOR COM-CONTROL RECORD, WHICH IS A PART OF THIS DRAWING.

PLETE LIST OF SHEETS COMPRISING THIS W.D.

2.1.4 Shift (Pin 29)

The device driving this input must be capable of sinking 2 DTL loads. This input is low when generating the lower case keyboard characters, high when generating upper case characters, and high or low when generating control characters.

2.1.5 Present Character (Pin 21)

The device driving this input must be capable of sinking 1 DTL This input is normally "high" when the machine is idle and goes "low" for 1 bit time when a character is generated.

2.1.6 Shift Control Sample (Pin 23)

The device driving this input must be capable of sinking 1 DTL This input is normally high when the machine is idle and goes "low" .25 bit after PC and remains low for .25 bit.

2.1.7 Message Available (Pin 25)

A KEYBOARD AUX. closure connects Pins 25 and 26. This action generates a "MESSAGE AVAIIABLE" signal which is sensed by the SEND CONTROL.

2.1.8 Keyboard Aux. N.O. (Pin 26)

The KEYBOARD AUX. normally open contact closes when a character is generated and is high at all other times. This contact closure initiates the movement of data from the card input to card output.

2.2 Output Characteristics

The outputs from this assembly are all Diode-Transistor Logic (DTL) type outputs. Output current sinking and fan out capability can be determined from the Manufacturers Specifications.

2.2.1 Data Output (Pins 6,5,10,9,18,19,20,17)

These outputs are capable of sinking approximately 16 ma each. The data output pins will be "high" (MARK) when Pin 21 is "high" and will be "high" (MARK) or "low" (SPACE) when Pin 21 and 23 are low, depending upon the character generated.

Character Counter Inputs 2.3

The 322045 Character Counter, when used, obtains its data inputs (bits 1 through 8) from those pins suffixed with an "M" (see schematic 8874 WD).

The Character Counter outputs STEP FORWARD, STEP REVERSE and RESET, enter the Keyboard Control Logic card on Pins 48, 46 and 47 respectively,

> NOTE: REVISION INFOR- i MATION MUST ALSO BE ! REFLECTED ON THE ISSUE ; RECORD FOR COM-CONTROL RECORD, WHICH ! IS A PART OF THIS COMPRISING THIS DRAWING.

SEE ISSUE CONTROL PLETE LIST OF SHEETS W.D.

and leave via Pins 32, 34 and 33 respectively. For further information refer to schematics 8374 WD, 8375 WD and 8380 WD.

2.4 Mechanical Requirements

The 322044 Card Assembly is a standard 5-3/4 inch by 4-1/4 inch 36-pin circuit card which is inserted into a 36-pin edge card connector.

2.5 Power Supply Requirement

Vcc (DC)

Current (ma) Max.

+5.0 Wolts to +6.6 Volts

175 ma

* -11.13 Volts to -13.88 Volts (12.5V Nom.)

20 ma.

* Not required for card tests, but required for operation in Model 37.

2.6 Temperature Range

The operating temperature range is from 0° C to 70° C in free air. The storage temperature range is from -40° C to $+70^{\circ}$ C.

MOTE: REVISION INFOR-MATION MUST ALSO BE REFLECTED ON THE ISSUE CONTROL RECORD, WHICH

IS A PART OF THIS DRAWING.

SEE ISSUE CONTROL RECORD FOR COM-PLETE LIST OF SHEETS COMPRISING THIS W.D.

SECTION II

DETAILED DESCRIPTION AND THEORY OF OPERATION

- 1. ASSOCIATED DOCUMENTS
- 1.1 Assembly and Schematic drawing 322044(MCO44) and 8374 WD, respectively.
- 1.2 Logic symbols and truth tables 8399 WD.
- 1.3 8375 WD and 8380 WD (Character Counter).
- 2. DETAILED DESCRIPTION THEORY OF OPERATION

2.1 General

Refer to the 8374 WD schematic, attached timing diagrams, and USASCII Code Chart as an aid in the following discussion.

Timing Diagram 1 is representative of the timing MARK-SPACE sequence involved in getting a data bit to the Model 37 electronic distributor for a lower case "a". Timing Diagram 2 shows the general timing sequence for any USASCII character generated. Timing Diagram 3 shows the general timing sequence for proper card operation.

2.2 Operating Sequence

When the keyboard is idle, bits one through eight are marking. Assume that the lower case "a" bit sequence has just been keyboard generated. The chart below shows the logic input states. (Refer to USASCII code chart).

INPUT DATA BIT	PIN NUMBER	*BIT LEVEL
bl	3	MARK
b2	4	SPACE
b3	14	SPACE
b4	13	SPACE
b 5	12	SPA CE
b6	п	MARK
ъ7	8	MARK
b8	7	MARK

MATION MUS LSO BE SELECTED ON THE ISSUE CONTROL RECORD FOR COMIS A PART OF THIS COMPRISING THIS DRAWING.

FUNCTION	PIN NUMBER	*LOGIC LEVEL
CONTROL	16	1
SHIFT	29	1

* Logic Level 1 = Bit Level Mark = Circuit Ground

Logic Level 0 = Bit Level Space = Supply Voltage (Vcc)

Output data bits one through four (Pins 6, 5, 10, 9) are still "MARKING" because the associated output gates have not been enabled by the "PRESENT CHARACTER" (PC) gate signal. Effectively, input data bits 1 through 4 are waiting at the input of their respective output gate (MIF3-9, MIF3-12, MIF3-2, MIF3-5) for the gate signal which allows them to appear at the output.

Output data bits 5 through 8 are still "MARKING" because the associated output gates have not been enabled by the PC signal. Input data bits five through eight are at their respective latch driver inputs (MLE1-10, MLF1-12, MLF2-10, MLE2-12) waiting for the "SHIFT CONTROL SAMPLE" (SCS) gate signal.

The CONTROL, SHIFT INHIBIT, and SHIFT signals are waiting at their respective latch driver inputs for the SCS gate signal.

KEYBOARD AUX. N.O. contact closes when a bit sequence is generated. This action connects Pin 26 to Pin 25. With Pin 25 "low", a PRESENT CHARACTER gate signal is generated by the send control card. This signal causes MLC3-8 to go "high" and gate bits 1 through 4 to the output pins. Bit 1 is "MARKING". Bits 2, 3 and 4 are "SPACING". The PC input (Pin 21) remains "low" 152 for one bit time. This action primes the bit latches for SCS input. The SCS input goes "low" .25 bit after PC and remains "low" for .25 bit. The latch drivers are enabled and bits 4 through 8 appear at the output. Bit 5 is "SPACING". Bits 6, 7 and 8 are marking. Bits 1 through 8 have been transmitted to the card outputs and can be entered into the electronic distributor shift register. At .5 bit time the distributor samples the output data bits and enters the data bits into the shift register.

The chart below shows the state of the output data bits just prior to distributor sampling.

OUTPUT DATA BIT	PIN NUMBER	*BIT LEVEL
b1 b2 b3 b4	6 5 10	MARK SPACE SPACE SPACE
b5 b6 b7 b8	18 19 20 17	SPACE MARK MARK MARK

* MARK = Logic 1 = Supply Voltage (Vcc)

* SPACE = Logic 0 = 0 - +0.5 Volts

I DR. SEE ISSUE CONTROL


O BE | RECORD FOR COMSSUE | PLETELIST OF SHEETS
HICH | PLETELIST OF SHEETS
THIS | COMPRISING THIS
| W.D.

MATION MUST ALSO BE REFLECTED ON THE ISSUE CONTROL RECGRD, WHICH IS A PART OF THIS DRAWING.

At 1 bit time, the PC and MESSAGE AVAILABLE inputs go "high". This action resets the outputs of bit latches 5 through 8 (MLE1-6, MLF1-6, MLF2-6, MLE2-6) "low". MLB2-6 and MLC2-6 are also reset to the "low" state. MLF3-10, MLF3-13, MLF3-1, MLF3-4, MLD3-9, MLD3-5, MLD3-2, MLD3-12 are brought "low" by a "high" PC input. Bits I through 8 are all marking and the logic is idle.

153

NOTE: REVISION INFOR-MATION MUST ALSO BE ! SEE ISSUE CONTROL REFLECTED ON THE ISSUE ; RECORD FOR COM-CONTROL RECORD, WHICH ! PLETE LIST OF SHEETS IS A PART OF THIS COMPRISING THIS DRAWING.




154

MODEL 37 TIMING DIAGRAM-I (LOWER CASE "Q" CHARACTER GENERATION)

MATION MUST ALSO BE SEE ISSUE CONTROL REFLECTED ON THE ISSUE | RECORD FOR COM-CONTROL RECORD, WHICH | PLETE LIST OF SHEETS IS A PART OF THIS | COMPRISING THIS DRAWING.

I W.D.



* SHIFT (PIN 29)-LOGIC | OR 0-"LOW" OR "HIGH"

(DEPENDS UPON CHARACTER GENERATED)

MODEL 37
GENERAL TIMING DIAGRAM - 2


NOTE: REVISION INFORMATION MUST ALSO BE
REFLECTED ON THE ISSUE
CONTROL RECORD, WHICH
IS A PART OF THIS
DRAWING.

SEE ISSUE CONTROL
RECORD FOR COMPLETE LIST OF SHEETS
COMPRISING THIS
W.D.

1

155

(



CIRCUIT DESCRIPTION OF THE ALARMS AND CONTROLS CARD (ASSEMBLY NUMBER 322050)

TABLE OF CONTENTS

SECTION	DESCRIPTION	IN SECTION
I	General Technical Information	2
II	Detailed Description and Theory of Operation	1

157

MOTE: REVISION INFOR-MATION MUST ALSO BE REFLECTED ON THE ISSUE CONTROL RECORD, WHICH IS A PART OF THIS DRAWING.

CIRCUIT DESCRIPTION OF THE ALARMS AND CONTROLS CARD (ASSEMBLY NUMBER 322050)

SECTION I

GENERAL TECHNICAL INFORMATION

l. BASIC FUNCTION

- The 322050 Alarm and Control device logic card performs the function of a bell driver and logically controlled paper alarm.
- The bell driver sinks a nominal current of 230 ma on a logic zero input and sinks zero current on a logic one input. The bell serves as an attention getting device.
- The logically controlled paper alarm sinks a current of 30 ma 1.3 (nominal) to operate the "PAPER ALAPM" panel indicator lamp. The lamp will be turned ON on a logic zero input and turned OFF on a logic one input. The paper alarm signifies a "DO NOT ANSWEP" or "DISCONNECT" condition.

1.4 Additional Features

- 1.4.1 The terminal remains "SELECTABLE", when a "DO NOT ANSWER" condition occurs and becomes "NON-SELECTABLE" after message transmission is completed.
- 1.4.2 A "DISCONNECT" condition renders the set "NON-SELECTABLE" by means of a direct disconnect line.

GENERAL TECHNICAL DATA 2.

2.1 Input Characteristics

A logic one is defined as a voltage level between +5.0 volts and +6.6 volts (Usually a logic one approximately equals the integrated circuit supply voltage.) or an open circuit. In either case, a logic one draws no current from the input of the logic element.

Signal voltages between circuit ground potential and +0.5 volts are considered logic zero. Logic currents that flow into the signal source are a function of the element driven, source impedance, supply voltage, and the value of pull up resistor used, if any. Refer to manufacturers specifications for loading information.

2.1.1 Bell In (Pin 28)

This input is high during normal set operation and high and low during an alarm condition (pulse width approximately 30 milliseconds).

Paper Alarm (DO NOT ANSWER) (Pin 21) 2.1.2

NOTE: REVISION INFOR- i MATION MUST ALSO BE ! SEE ISSUE CONTROL REFLECTED ON THE ISSUE ; RECORD FOR COM-CONTROL RECORD, WHICH ! PLETE LIST OF SHEETS IS A PART OF THIS | COMPRISING THIS DRAWING.

I W.D.

This input is high during normal set operation and low during a "DO NOT ANSWER" alarm condition. The driving source must be capable of sinking 3 DTL loads. (1 DTL load = 1.4 ma)

2.1.3 Paper Alarm (DISCONNECT) (Pin 25)

This input is high during normal set operation and low during a "DISCONNECT" alarm condition. The driving source must be capable of sinking 3 DTL loads.

2.1.4 PTR Receive Message-PTR Ready (Pins 22, 23)

This input is low while the printer motor is in operation and high at all other times. The driving source must be capable of sinking 1 DTL load.

2.1.5 Paper Alarm Lamp (Pin 31)

The Paper Alarm Lamp is turned on by a zero output from the inverter MIAl Pin 11, and indicates to the operator that the printer is in a paper alarm condition.

2.1.6 Printer Selectable (Pin 24)

This output is normally low, but will be high when the printer is not selectable (paper alarm). The paper alarm (DO NOT ANSWER) does not immediately affect Printer Selectable, whereas the Paper Alarm (DISCONNECT) immediately causes Printer Selectable to go high (non-selectable). This output is capable of driving 8 DTL loads.

2.1.7 Bell Driver

A logic zero applied to the input of the bell driver (Pin 28), turns the output transistor on and rings the bell. A logic one turns the output transistor off and no current flows through the bell winding.

2.2 Mechanical Characteristics

The integrated circuit logic and driver amplifiers are mounted on a printed circuit card which is inserted in a conventional 36-pin edge card connector.

2.3 Power Requirements

Vcc (DC)	Current	Maximum
+5.0V to +6.6V (+5.25V Nom.)	85	
+11.65 to +13.75V (+12.5V Nom.)	275	ma.
-11.13V to -13.88V (-12.5V Nom.)	27 5	ma.

2.4 Temperature Range

The ambient temperature range for operation is from 0°C to 70°C in free air. Non-operating storage temperature is from -40°C to 70°C.

SEE ISSUE CONTROL
RECORD FOR COMPLETE LIST OF SHEETS
COMPRISING THIS,
W.D.

MATION MUST ALSO BE REFLECTED ON THE ISSUE CONTROL RECORD, WHICH IS A PART OF THIS DRAWING.

SECTION II

DETAILED DESCRIPTION AND THEORY OF OPERATION

1. ASSOCIATED DOCUMENTS

- Assembly and Schematic drawing 322050, (MC050) and 8377 WD, 1.1 respectively.
- 1.2 Logic Symbols and Truth Tables Per 8399 WD.
- 1.3 Integrated circuit information per manufacturers specifications.
- 2. DETAILED DESCRIPTION AND THEORY OF OPERATION
- 2.1 Bell Driver
- 2.1.1 The bell driver circuit is a two stage amplifier, designed to operate full ON or OFF without intermediate levels.

A logic zero applied to the input of C4 results in a positive going pulse at the base of Q3. As a result, Q3 is turned ON and approximately 24 volts DC is applied to the bell winding. The bell (collector current of Q3) current rises exponentially to a nominal value of 230 ma. The rise time of the current waveform is determined by the inductance and series resistance of the bell winding.

A logic one applied to the input of C4 causes Q4 collector current to decrease to zero. As a result, a negative going pulse appears at the base of Q3. Q3 is now in the "OFF" state. The bell winding discharges its energy through CR, and the discharge network R, C, C1. The pickup and dropout times are not adjustable and for a given bell are a function of the charge path, discharge network, and winding inductance which determine the electrical time constant.

2.2 Paper Alarm

The "Paper Alarm (DISCONNECT)" is used where immediate alarm action is required and is a logic zero during the alarm condition. The alarm signal goes through two stages of inversion and turns ON the paper alarm lamp. The alarm signal also appears on MLA1 Pin 1 and immediately switches the output high, causing "Printer Selectable" Pin 24 to go to the non-selectable state (high). The "Paper Alarm (DO NOT ANSWER)" is used to disable the "Printer Selectable" (Pin 24) whenever Receive Message (Pin 22) is high. Thus, if the alarm occurs during a message (Printer Receive Message in zero state), the alarm lamp will turn on, but the Printer Selectable will remain low until Printer Receive Message goes high at the end of the message. This sequence is controlled by the Selectable Enable Latch (SEL) which is gated by Printer Receive Message MLA1 Pin 5 and will transfer the Paper Alarm indication (zero), from MLA2 Pins 9 and 10 to MLA1 Pin 2, whenever Printer Receive Message goes high. Thus Printer Selectable goes high.

> NOTE: REVISION INFOR-MATION MUST ALSO BE REFLECTED ON THE ISSUE | RECORD FOR COM-CONTROL RECORD, WHICH IS A PART OF THIS | COMPRISING THIS DRAWING.

SEE ISSUE CONTROL PLETE LIST OF SHEETS 1 W.D.

CIRCUIT DESCRIPTION OF THE RECEIVING DEVICE LOGIC CARD (ASSEMBLY NUMBER 303149)

TABLE OF CONTENTS

SECTION.	DESCRIPTION	TOTAL PAGES IN SECTION
I	General Technical Information	2
II	Detailed Description and Theory of Operation	1

161

NOTE: REVISION INFOR-MATION MUST ALSO BE ! SEE ISSUE CONTROL REFLECTED ON THE ISSUE CONTROL RECORD, WHICH IS A PART OF THIS DRAWING.

CIRCUIT DESCRIPTION OF THE RECEIVING DEVICE LOGIC CARD (ASSEMBLY NUMBER 303149)

SECTION I

GENERAL TECHNICAL DATA

BASIC FUNCTION 1.

The 303149 Receiving Device Logic card combines the function of a selector magnet driver and a motor control relay driver.

1.2 Selector Magnet Driver

The selector magnet driver sinks a steady state current of up to 600 ma DC on a MARK input and sinks zero current on a SPACE input. The MARK input is a logic one, and a SPACE input is a logical zero.

1.3 Motor Control

The motor control relay driver is capable of supplying a current of 40 to 60 ma to operate the motor control relay. The relay will be operated on a logic zero input and released on a logic one input.

2. GENERAL TECHNICAL DATA

2.1 Input-Output Data

The Receiving Device Logic card converts the integrated circuit logic levels to current levels appropriate for magnet operation.

A logic one is defined as a voltage level between 5.0 Volts and 6.6 Volts (usually a logic one approximates the integrated circuit supply A logic one draws no current from the input of the logic element.

Signal voltages between circuit ground potential and +0.5 Volts are considered logic zero.

2.2 Input-Output Characteristics

Motor Control

Receive Message/Motor Start Local (Pins 4 and 8) 2.2.1

These two inputs are connected together in a logical or configuration. A logic zero input will energize the associated motor control relay. Input impedance is 3.6K.

2.2.2 Motor Control Relay Magnet (Pin 9)

The associated motor control relay is connected to this output (typical coil resistance 430 ohms). The output impedance is 91 ohms in series with a -12 Volts. The relay driver output is capable of supplying up to 60 ma of current. Relay magnet drop-out is diode suppressed.

162

MATION MUST ALSO BE REFLECTED ON THE ISSUE CONTROL RECORD, WHICH IS A PART OF THIS DRAWING.

SEE ISSUE CONTROL
RECORD FOR COMPLETELIST OF SHEETS
COMPRISING THIS
W.D.

Selector Magnet Driver

2.2.3 <u>Send Data (Pin 5)</u>

Under the control of set logic this input is supplied with MARK and SPACE signals corresponding to received data. A logic one signal (MARK) will cause the selector magnet to be energized. A logic zero signal (SPACE) will de-energize the selector magnet. Input and impedance is 3.6K.

2.2.4 Selector Magnet (Pin 6)

The negative end of the selector magnet is connected to this output which will establish a discharge path through a Diode coupled resistor capacitor network. Typical dropout time is approximately 2.50 milliseconds.

2.2.5 Selector Magnet Return (Pin 3)

The positive end of the selector magnet is connected to this output. In series with the selector-coil is a parallel resistor capacitor network which permits maximum current through the coil during SPACE to MARK transitions. Typical MARK hold current is approximately 600 milliamperes. Nominal rise time is 2.25 milliseconds. Typical load supplied is 3.5 ohms 20 millihenries inductance.

2.3 Mechanical Requirements

The motor control amplifier and the selector magnet driver are mounted on a 15-pin circuit board.

2.4 Power Requirements

163		D.C. Supply	Current Required
		+5.0V to +5.50V (+5.25V Nom.) +11.65 to +13.75V (+12.5V Nom.) -11.13V to -13.88V (-12.5V Nom.)	0 to 20 ma. 0 to 660 ma. 0 to 660 ma.
	2.5	Operating Temperature Range	
		0°C to 70°C (in free air)	
	2.6	Storage Temperature Range	
		-40°C to 70°C	

MATION MUST ALSO BE REFLECTED ON THE ISSUE CONTROL RECORD, WHICH IS A PART OF THIS DRAWING.

SECTION II

DETAILED DESCRIPTION AND THEORY OF OPERATION

1.	ASSOCIATED	DOCUMENTS

- 1.1 Schematic Drawing 8370 WD.
- 1.2 Assembly Drawing 303149.
- DETAILED DESCRIPTION AND THEORY OF OPERATION

2.1 Selector Magnet Driver

- 2.1.1 The selector magnet driver circuit is a three stage amplifier, designed to operate full on or off without intermediate levels. The input characteristics are matched to the output of currents sinking DTL integrated circuit elements. The output circuit is matched to the characteristics of the 312936 Selector Magnet Assembly.
- 2.1.2 A logic one signal input, (See Section I-2.1), will turn the output on, picking up the selector magnet armature. The logic one signal turns off Q3, allowing Q4 and Q5 to be turned on. With Q5 turned on, C3 will be charged through the load impedance to give a high initial current. As C3 becomes charged, load current will be limited by the external 50 ohm, 50 watt resistor connected across C3.
- 2.1.3 With a logic zero signal on the input, (see Section I-2.1), Q3 will be turned on, driving the base of Q4 positive, turning off Q4 and Q5. The positive voltage on the base of Q4 is limited by ground clamp Diode CR2. With Q5 turned off, the load inductance and C3 will discharge through steering Diode CR3, and the discharge network C2, R13. The impedance values of the output circuit are chosen to provide equal selector magnet armature pickup and drop-out times. The characteristics of the (loaded) output circuit will determine the maximum signalling rate. The values chosen will give proper operation with a nominal pulse length of 6 ms or more.

2.2 <u>Motor Control Relay Driver</u>

2.2.1 The motor control relay driver is a two-stage amplifier which is designed to operate full ON or OFF without intermediate levels. This circuit is designed to drive an external motor start relay. Inputs to the motor control relay drive circuit are on Pins 4 and 8. The inputs are connected in a logical OR configuration each having an input resistance of 3.6%. With logic zero, (see Section I-2.1), applied to either input, Ql is switched ON. This switches Q2 ON, energizing the relay. With logic one applied at both inputs Ql and Q2 are switched OFF. When Q2 is switched OFF, any positive voltage transient developed by the inductive load will be clamped to the positive supply voltage by CR1.

MOTE: REVISION INFORMATION MUST ALSO BE
REFLECTED ON THE ISSUE
CONTROL RECORD, WHICH
IS A PART OF THIS
DRAWING.

SEE ISSUE CONTROL RECORD FOR COM-PLETE LIST OF SHEETS COMPRISING THIS W.D.

165

CIRCUIT DESCRIPTION OF THE ANSWER BACK DRIVER CARD (ASSEMBLY NUMBER 322047)

TABLE OF CONTENTS

SECTION	DESCRIPTION	IN SECTION
I	General Technical Information	3
II	Detailed Description and Theory of Operation	2

NOTE: REVISION INFOR-MATION MUST ALSO BE REFLECTED ON THE ISSUE CONTROL RECORD, WHICH IS A PART OF THIS DRAWING.

CIRCUIT DESCRIPTION FOR THE ANSWER BACK DRIVER CARD (ASSEMBLY NUMBER 322047)

SECTION I

GENERAL TECHNICAL INFORMATION

1. BASIC FUNCTION

1.1 The 322047 Circuit Card Assembly is the electronic circuit portion for the 327801 Answer Back Assembly. The card contains logic necessary for the data outputs, and the logic required to drive the answer back coil. It is mounted to a plate with two circuit card clamps.

2. GENERAL TECHNICAL DATA

2.1 <u>Input Characteristics</u>

The inputs to the circuit assembly are of two types: Nand type integrated Diode Transistor Logic (DTL) and contact inputs. Each DTL input is approximately a 1.4 ma load to the device sinking current from it. At no time should any of the DTL inputs be more positive than 8 volts or more negative than -.7volt.

2.1.1 Present Character (Pin 1, J402)

The Present Character input controls the read-out of the data bits and initiates the timing to step the answer back drum to the next position. When this lead reverts to the O-state, the answer back begins to step and the data leads are sampled. The device driving this input must be capable of sinking three DTL loads.

2.1.2 Data Inputs (Color BR, R, O, Y, G, BL, P, S, W)

These inputs are connected to the data contacts 1 through 8 and the suppress contact which ride the answer back drum. A contact closure is defined as a MARK while a contact open is defined as a SPACE. A closure on the Suppress input produces a suppression command. These contacts must be capable of sinking two DTL loads.

2.1.3 Start (Pin 4, J402)

An O-state on this lead produces the pulse necessary to start the answer back cycle. The device driving this input must be capable of sinking two DTL loads.

2.1.4 Code Common (Pin BK)

This input is the common contact for the answer back code contacts. The lead connects to the circuit board ground lead.

NOTE: REVISION INFORMATION MUST ALSO BE SEE ISSUE CONTROL
REFLECTED ON THE ISSUE RECORD FOR COMCONTROL RECORD, WHICH PLETE LIST OF SHEETS
IS A PART OF THIS COMPRISING THIS
DRAWING. W.D.

2.1.5 Stop Switch (Pin W-R)

This contact input from a switch is closed when the answer back drum is in its home position. This switch must be capable of sinking two DTL loads.

2.2 Output Characteristics

The outputs from this assembly are Nand type integrated Diode Transistor Logic (DTL) outputs unless otherwise specified. The outputs will be rated by the number of DTL loads which may be driven. (Each DTL load is approximately 1.4 ma.)

2.2.1 Message Available (Pin 2, J402)

This output, when in the O-state, indicates that the sending device is selectable and has a message. It is capable of driving seven DTL loads.

2.2.2 Character Available (Pin 6, J402)

This output is a turn-around of the present character input. It indicates that a character is present and should now be taken. This lead is capable of sinking three loads less than the capability of the present character input.

2.2.3 Data Outputs (Pins 1,2,3,4,5,6,7,8,9 of J401)

These outputs present the MARK or SPACE bit information of a character to external logic. A 1-state indicates a MARK while a 0-state indicates a SPACE. A SUPPRESS command is indicated by a 0-state. Each output is capable of driving eight external DTL loads.

2.3 Miscellaneous Requirements

2.3.1 Power Supply Inputs

Integrated Circuit Voltage and Current.

<u>Pin</u>	$v_{ m DC}$	I Max. (MA)
J401-12	+5V to +6.6V	110
J401-11	GND	

Coil Voltage and Current.

<u>Pin</u>	$\underline{\mathtt{v}_{ ext{DC}}}$	I Max. (MA)
J402-3	+12	1.2
J402 - 5	- 12	NOTE: REVISION INFOR MATION MUST ALSO BE REFLECTED ON THE ISSUE

MATION MUST ALSO BE REFLECTED ON THE ISSUE RECORD FOR COMCONTROL RECORD, WHICH SA PART OF THIS COMPRISING THIS DRAWING.

- Operating Temperature Range 2.3.2 0° C to 70° C (free air).
- 2.3.3 Storage Temperature Range -40° C to $+70^{\circ}$ C.
- 2.4 Size The card size is 4 inches by $4\frac{1}{2}$ inches.

168

NOTE: REVISION INFOR-MATION MUST ALSO BE ! SEE ISSUE CONTROL REFLECTED ON THE ISSUE | RECORD FOR COM-CONTROL RECORD, WHICH ! IS A PART OF THIS DRAWING.

PLETE LIST OF SHEETS COMPRISING THIS W.D.

SECTION II

DETAILED DESCRIPTION AND THEORY OF OPERATION

1. ASSOCIATED DOCUMENTS

Assembly Drawing 322047 (MCO47) and Schematic Drawing 8376 WD. 1.1

2. DETAILED DESCRIPTION AND THEORY OF OPERATION

The answer back assembly consists of a mechanical mechanism and an electronic circuit. The mechanism contains a stepping motor which moves a codable drum. Contact fingers ride the times of the drum. The electronic circuit drives the stepping motor and provides the read-out for the contacts. Operation of the answer back circuitry is as follows:

Symbols and nomenclature referred to in this discussion are found Assume that the answer back drum is in its idle state; a START command is absent and no MESSAGE AVAILABLE is presented.

A START command initiates answer back operation. A low input in Pin 4 couples through a filter network consisting of R10, R22, R19 and C2 and into gate MLB4-8. This circuit combination provides a momentary clock pulse to the drive flip-flop, MLC4, for each START command. At clock time flip-flop MLC4 sets, causing the answer back drum to move to the first position. This is accomplished through the drive circuitry consisting of transistors Q1, Q2 and Q3.

Transistor Q3 acts as a switch which allows current to flow through the answer back coil. Q3 is driven by buffer amolifier Q2. When flip-flop MLC4 is set, Q2 is turned on which subsequently turns on Q3. C3 permits current to build in the answer mack coil at an exponential rate.

I=V/R e - R/L t

This current flows through resistor R16. As the current through the coil increases, the voltage developed across R16 increases. This voltage build-up causes a slight current flow through transistor Ql. When the current through the coil is approximately 600 ma, Ql conducts sufficiently to clear the MLC4 drive flip-flop on its CD input. With the drive flip-flop cleared, Q2, Q3 and all turn off. The answer back coil releases the armature which subsequently pulls the answer back drum to the 1st position.

At this time the normally closed STOP switch contact has opened, providing a MESSAGE AVAIIABLE indication and disabling the synchronous inputs of the MLC4 flip-flop (the START input now has no effect on the circuit). Control of the answer back is now under the direction of the PRESENT CHARACTER input, Pin 1.

> NOTE: REVISION INFOR-MATION MUST ALSO BE | SEE ISSUE CONTROL REFLECTED ON THE ISSUE CONTROL RECORD, WHICH | PLETE LIST OF SHEETS IS A PART OF THIS DRAWING.

RECORD FOR COM-COMPRISING THIS W.D.

The terminal logic takes the MESSAGE AVAILABLE indication from the answer back logic and decides when to issue a PRESENT CHARACTER command. When the terminal issues the PRESENT CHARACTER (PC) command, three functions occur: data bits are presented at the data output gates for the duration of PC, the drive flip-flop is set through the SD input, and a CHARACTER AVAILABLE is issued on Pin J402-6. Setting the drive flip-flop initiates the process of advancing the answer back drum to the next position in the same manner discussed previously. Flip-flop MLC4 turns transistor Q2 on which turns transistor Q3 on. The answer back armature begins to pick-up. Transistor Q1 monitors the coil current in order to clear the drive flip-flop at the proper time.

The PRESENT CHARACTER input has simultaneously initiated both the cycle to advance the answer back drum and the read-out of the character. The PRESENT CHARACTER command, normally one bit in length, must be removed before the answer back armature is fully attracted and before the drum is moved. Movement to the next position requires a time of approximately two bits at a 150 wpm character rate. Therefore, sufficient time is allowed to read the character before the drum is advanced.

Reading and advancing the answer back drum occurs with each PC command. When the drum advances to the home position, the STOP switch closes, causing removal of the MESSAGE AVAILABLE indication and priming the synchronous input of the drive flip-flop. The terminal logic does not issue further PRESENT CHARACTER commands when MESSAGE AVAILABLE has been removed. The answer back circuit is now in an idle state. The answer back may be started again by a START command on Pin J402-4.

The network consisting of element Cl, R2l and CRl provides noise suppression from the answer back coil.

170

NOTE: REVISION INFOR-MATION MUST ALSO BE REFLECTED ON THE ISSUE CONTROL RECORD, WHICH IS A PART OF THIS DRAWING.

SEE ISSUE CONTROL RECORD FOR COM-PLETE LIST OF SHEETS COMPRISING THIS W.D.

171

CLRCUIT DESCRIPTION OF THE TWO COLOR RIBBON CONTROL CARD (ASSEMBLY NUMBER 322070)

TABLE OF CONTENTS

SECTION	DESCRIPTION	TOTAL PACES IN SECTION
I	General Technical Information	3
II	Detailed Description and Theory of Operation	2

NOTE: REVISION INFOR-MATION MUST ALSO BE ! SEE ISSUE CONTROL REFLECTED ON THE ISSUE CONTROL RECORD, WHICH IS A PART OF THIS I DRAWING.

CIRCUIT DESCRIPTION OF THE TWO COLOR RIBBON CONTROL CARD (ASSEMBLY NUMBER 322070)

SECTION I

GENERAL TECHNICAL INFORMATION

BASIC FUNCTION 1.

The 322070 Two Color Ribbon Control Card performs the function of 1.1 ribbon color selection (red or black) upon receipt of proper control signals.

1.2 Additional Features

- An additional driver is available for application as a solenoid driver or lamp driver. (Optional suggested use would be to light a lamp upon receipt of SHIFT IN or OUT code.)
- 1.2.2 The ribbon mechanism is reset to black ribbon at the end of a call ("ON-LINE" mode).

1.3 Ribbon Magnet

The ribbon magnet sinks a steady state current of 230 ma DC (nominal) when a logic zero is present on MLAl Pin 3 and is in the off state when a logic one is present.

Auxiliary Driver 1.4

When operating as a solenoid driver, the DC resistance of the winding must be at least 110 ohms in order to stay within the safe operating area of Q3. If operated as a lamp driver, a 24 wolt DC lamp must be used, (recommended lamp Part No. 327061).

Two-Color Ribbon (Option) 1.5

The two-color ribbon control card is an option. It must be provided whenever two-color printing is a terminal requirement. The card plugs into a pre-wired printed circuit card connector and requires no field assembly or adjustment.

2. GENERAL TECHNICAL DATA

2.1 Input-Output Data

The ribbon magnet driver converts the integrated circuit logic inputs to current levels appropriate for ribbon magnet operation.

> NOTE: REVISION INFOR-MATION MUST ALSO BE ! SEE ISSUE CONTROL REFLECTED ON THE ISSUE - RECORD FOR COM-CONTROL RECORD, WHICH | PLETE LIST OF SHEETS IS A PART OF THIS 1 COMPRISING THIS DRAWING.

1 W.D.

A logic one is defined as a voltage level between +5.0 volts and +6.6 volts (usually a logic one approximates the integrated circuit supply voltage). A logic one draws no current from the input of the logic element.

Signal voltages between circuit ground potential and +0.5 volts are considered logic zero. Logic currents that flow into the signal source are a function of the element driven, supply voltage, and the value of pull-up resistor used, if any. For additional loading information refer to the manufacturer's specification.

2.2 <u>Input Characteristics</u>

2.2.1 Red Ribbon N.O. (Pin 3)

This input is normally high except during receipt of a red ribbon signal. In Model 37 application, Pin 3 is connected to a N.O. stunt box contact which closes for approximately 20 ms when red printing is desired. The driving source must be capable of sinking approximately two DTL loads. (One DTL load approximately equals 1.4 ma.)

2.2.2 Normalize (Pin 5)

The NORMALIZE input resets the ribbon mechanism to black ribbon when the printer is ON-LINE. This input is high at all times except when a NORMALIZE signal is present. The driving source must be capable of sinking one DTL load.

2.2.3 Printer Local (Pin 9)

This input is low when the printer is operated in the LOCAL mode and high in the ON-LINE mode. The driving source must be capable of sinking one DTL load.

2.2.4 Black Ribbon N.O. (Pin 4)

This input is normally high except during receipt of a BLACK RIBBON signal. In Model 37 application, Pin 4 is connected to a stunt box contact which closes for approximately 20 ms when black printing is desired. The driving source must be capable of sinking one DTL load.

2.2.5 Parity Error Not (Pin 6)

The PARITY ERROR NOT input is low (LOCAL or ON-LINE mode) as long as proper coding exists and high when a parity error exists. The driving source must be capable of sinking one DTL load.

2.2.6 <u>Input-Auxiliary Driver (Pin 13)</u>

The input characteristics were designed to be compatible with DTL integrated circuit logic elements. A logic one (high) input causes current to flow through the load. A logic zero (low) results in no current flow through the load. The driving source must be capable of sinking approximately three DTL Loads.

173

SEE ISSUE CONTR...
RECORD FOR COM-PLETE LIST OF SHEETS
COMPRISING THIS
W.D.

MATIC JUST ALSG
REFLECTED ON THE ISSUE
CONTROL RECORD, WHICH
IS A PART OF THIS C

2.2.7 <u>Input Ribbon Magnet Driver (MLA1 Pin 3)</u>

Refer to Section I - 2.2.6.

2.3 <u>Cutput Characteristics</u>

2.3.1 Auxiliary Driver

The auxiliary driver circuit is a two stage amplifier designed to operate full on or full off without intermediate levels. The collector circuit of Q3 contains a transient suppression network consisting of CR2, R9 and C1. When used as a lamp driver, R14 limits lamp surge current to a value within safe operating limits.

2.3.2 Ribbon Magnet

The ribbon magnet driver is a two stage amplifier designed to operate full on or full off without intermediate levels. The collector circuit of Q4 contains a transient suppression network consisting of CR1, R10, and C2. The output circuit is matched to the ribbon magnet assembly. The impedance values of the output circuit have been chosen to provide equal pick-up and drop-out times at some level of ribbon magnet armature spring tension.

2.4 Mechanical Requirements

The 322070 Card Assembly is a standard 15 pin circuit card which is inserted into a 15 pin edge card connector.

2.5 Power Supply Requirements

Vcc (DC)	Current (ma) Max.
+5.0V - +6.6V	125 ma
+11.65V - +13.75V (+12.5V Nom.)	500 ma
-11.13V to -13.88V (-12.5V Nom.)	500 ma.

2.6 Temperature Range

The operating temperature range is from 0° C to 70° C in free air. The storage temperature range is from -40°C to +70°C.

NOTE: REVISION INFORMATION MUST ALSO BE REFLECTED ON THE ISSUE CONTROL RECORD, WHICH IS A PART OF THIS DRAWING.

SEE ISSUE CONTROL RECORD FOR COM-PLETE LIST OF SHEETS COMPRISING THIS W.D.

SECTION II

DETAILED DESCRIPTION AND THEORY OF OPERATION

- 1. ASSOCIATED DOCUMENTS
- Assembly and schematic drawings 322070 (MC070) and 8389 WD. 1.1
- 1.2 Logic symbols and truth table 8399 WD.
- 2. DETAILED DESCRIPTION
- 2.1 Ribbon Magnet Driver

Assume the printer is "ON-LINE" and a terminal is receiving and printing data in black, (ribbon magnet de-energized). Under these conditions Pins 3, 5, 9, 4 are high, Pin 6 is low, MLA1 Pin 3 is high, MLB1 Pin 13 is low, and MLB1 Pin 12 is high. Assume a "RED RIBBON" bit sequence has been detected by the stunt box and Pin 3 goes low for approximately 20 ms. Latch MLB1 Pin 13 changes states. MLB1 Pin 13 is high, MLB1 Pin 12 is low, and MLAl Pin 3 is low. A low level (logic zero) input to the ribbon magnet driver causes collector current to flow through R4 and R6. The current flow through R4 results in a positive signal at the base of Q4 (NPN transistor). Q4 is turned full on and the ribbon magnet assembly is energized. The printer now prints the data in red. The ribbon magnet will remain energized until the end of the transmitted message at which time a "NCRMALIZE" pulse (low) resets MLB1 (Pin 13 low, Pin 12 high) or a "BLACK RIBBON" bit sequence is detected by the stunt box and Pin 4 goes low for approximately 20 ms.

Assume a "NORMLIZE" pulse (low) has been received on Pin 5. A low on MLA1 Pin 11 resets MLB1 latch (Pin 12 high, Pin 13 low) and MLA1 Pin 3 is now high. Collector current ceases to flow through R4 which results in a negative going pulse at the base of 64. 64 is turned off and the ribbon magnet is deenergized. The ribbon magnet assembly has been reset to black printing.

If a "BLACK RIBBON" bit sequence detected by the stunt box causes Pin 4 to go low while printing in red, MLBl latch is reset (Pin 12 high, Pin 13 low) and MLAl Pin 3 high. Q4 is now in the "off" state and the ribbon magnet is de-energized. The ribbon magnet assembly has been reset to black printing.

In the "LOCAL" or "ON-LINE" mode, a PARITY ERROR results in a shift from black ribbon to red ribbon. The driver and ribbon magnet assembly is capable of switching from black to red and from red to black within one character time. The ribbon magnet is energized when Pin 6 goes high (MLA1 Pin 6 low). The "PARITY ERROR NOT" input has direct control over the driver when Pin 6 is high.

When operating in "LOCAL" mode, Pin 9 is low and MLAl gate is disabled (MLA1 Pin 11 high). MLB1 latch is now under direct control of the "Red Ribbon" and "Black Ribbon" inputs.

> NOTE: REVISION INFOR-MATION MUST ALSO BE ! SEE ISSUE CONTROL REFLECTED ON THE ISSUE CONTROL RECORD, WHICH ! IS A PART OF THIS DRAWING.

RECORD FOR COM-PLETE LIST OF SHEETS COMPRISING THIS W.D.

R13 and C3 constitute an RC noise filter. Noise voltages caused by stunt box contact closures or undesirable bounce are integrated so MLB1 latch does not switch to the wrong state.

The transient suppression network consisting of CR1, R10 and C2 dissipates the energy stored in the ribbon magnet winding when Q4 is turned off. This network prevents large inductive voltage spikes from avalanching Q4 collector to emitter.

The two stage auxiliary driver is identical to the ribbon magnet driver. Refer to Section I = 2.2.6 and 2.3.1 for information concerning input and output characteristics, respectively.

176

NOTE: REVISION INFOR-MATION MUST ALSO BE REFLECTED ON THE ISSUE CONTROL RECORD, WHICH IS A PART OF THIS DRAWING.

SEE ISSUE CONTROL RECORD FOR COM-PLETE LIST OF SHEETS COMPRISING THIS W.D.

